CN102947806A - 用于菊花链装置的高速接口 - Google Patents

用于菊花链装置的高速接口 Download PDF

Info

Publication number
CN102947806A
CN102947806A CN2011800265897A CN201180026589A CN102947806A CN 102947806 A CN102947806 A CN 102947806A CN 2011800265897 A CN2011800265897 A CN 2011800265897A CN 201180026589 A CN201180026589 A CN 201180026589A CN 102947806 A CN102947806 A CN 102947806A
Authority
CN
China
Prior art keywords
data
command
port
read
buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN2011800265897A
Other languages
English (en)
Chinese (zh)
Inventor
B·J·崔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nova Chip Canada Co
Original Assignee
Mosaid Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mosaid Technologies Inc filed Critical Mosaid Technologies Inc
Publication of CN102947806A publication Critical patent/CN102947806A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4247—Bus transfer protocol, e.g. handshake; Synchronisation on a daisy chain bus
    • G06F13/4256—Bus transfer protocol, e.g. handshake; Synchronisation on a daisy chain bus using a clocked protocol
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/061—Improving I/O performance

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Information Transfer Systems (AREA)
CN2011800265897A 2010-05-31 2011-05-31 用于菊花链装置的高速接口 Pending CN102947806A (zh)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US34994310P 2010-05-31 2010-05-31
US61/349,943 2010-05-31
US13/012,754 US8463959B2 (en) 2010-05-31 2011-01-24 High-speed interface for daisy-chained devices
US13/012,754 2011-01-24
PCT/CA2011/000614 WO2011150496A1 (en) 2010-05-31 2011-05-31 High speed interface for daisy-chained devices

Publications (1)

Publication Number Publication Date
CN102947806A true CN102947806A (zh) 2013-02-27

Family

ID=45023054

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2011800265897A Pending CN102947806A (zh) 2010-05-31 2011-05-31 用于菊花链装置的高速接口

Country Status (7)

Country Link
US (2) US8463959B2 (https=)
EP (1) EP2577473A4 (https=)
JP (1) JP5643896B2 (https=)
KR (1) KR20130085956A (https=)
CN (1) CN102947806A (https=)
CA (1) CA2801153A1 (https=)
WO (1) WO2011150496A1 (https=)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104579876A (zh) * 2013-10-10 2015-04-29 大唐恩智浦半导体有限公司 菊花链通信总线和协议
CN107210945A (zh) * 2015-01-29 2017-09-26 罗伯特·博世有限公司 用于运行计算机网络的方法和计算机网络

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP3018544B1 (de) * 2014-11-07 2018-02-21 Siemens Aktiengesellschaft Produktions- oder Werkzeugmaschine und Verfahren zum Betrieb einer Produktions- oder Werkzeugmaschine
KR102648180B1 (ko) * 2016-07-19 2024-03-18 에스케이하이닉스 주식회사 메모리 시스템 및 그 동작 방법
JP2019057344A (ja) 2017-09-20 2019-04-11 東芝メモリ株式会社 メモリシステム

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060095592A1 (en) * 2004-10-29 2006-05-04 International Business Machines Corporation Multi-channel memory architecture for daisy chained arrangements of nodes with bridging between memory channels
CN101410814A (zh) * 2006-03-28 2009-04-15 莫塞德技术公司 非易失性存储器的菊花链布置

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6799235B2 (en) 2002-01-02 2004-09-28 Intel Corporation Daisy chain latency reduction
JP4104939B2 (ja) * 2002-08-29 2008-06-18 新日本無線株式会社 マルチプロセッサシステム
US20060041715A1 (en) * 2004-05-28 2006-02-23 Chrysos George Z Multiprocessor chip having bidirectional ring interconnect
US7254663B2 (en) 2004-07-22 2007-08-07 International Business Machines Corporation Multi-node architecture with daisy chain communication link configurable to operate in unidirectional and bidirectional modes
US8375146B2 (en) * 2004-08-09 2013-02-12 SanDisk Technologies, Inc. Ring bus structure and its use in flash memory systems
JP2006065697A (ja) * 2004-08-27 2006-03-09 Hitachi Ltd 記憶デバイス制御装置
KR100666225B1 (ko) 2005-02-17 2007-01-09 삼성전자주식회사 데이지 체인을 형성하는 멀티 디바이스 시스템 및 이의 구동방법
EP1932158A4 (en) 2005-09-30 2008-10-15 Mosaid Technologies Inc MEMORY WITH OUTPUT CONTROL
US20070076502A1 (en) * 2005-09-30 2007-04-05 Pyeon Hong B Daisy chain cascading devices
US7620763B2 (en) * 2006-07-26 2009-11-17 International Business Machines Corporation Memory chip having an apportionable data bus
US7342816B2 (en) 2006-07-26 2008-03-11 International Business Machines Corporation Daisy chainable memory chip
US7673093B2 (en) 2006-07-26 2010-03-02 International Business Machines Corporation Computer system having daisy chained memory chips
US7545664B2 (en) 2006-07-26 2009-06-09 International Business Machines Corporation Memory system having self timed daisy chained memory chips
US7345900B2 (en) 2006-07-26 2008-03-18 International Business Machines Corporation Daisy chained memory system
US7577811B2 (en) * 2006-07-26 2009-08-18 International Business Machines Corporation Memory controller for daisy chained self timed memory chips
US7966469B2 (en) * 2006-08-14 2011-06-21 Qimonda Ag Memory system and method for operating a memory system
WO2008067650A1 (en) * 2006-12-06 2008-06-12 Mosaid Technologies Incorporated Apparatus and method for producing device identifiers for serially interconnected devices of mixed type
US7925854B2 (en) * 2006-12-06 2011-04-12 Mosaid Technologies Incorporated System and method of operating memory devices of mixed type
JP5683813B2 (ja) * 2006-12-06 2015-03-11 コンバーサント・インテレクチュアル・プロパティ・マネジメント・インコーポレイテッドＣｏｎｖｅｒｓａｎｔ Ｉｎｔｅｌｌｅｃｔｕａｌ Ｐｒｏｐｅｒｔｙ Ｍａｎａｇｅｍｅｎｔ Ｉｎｃ． 混合されたタイプのメモリデバイスを動作させるシステムおよび方法
US7650459B2 (en) 2006-12-21 2010-01-19 Intel Corporation High speed interface for non-volatile memory
KR101494065B1 (ko) * 2007-02-16 2015-02-23 컨버전트 인텔렉츄얼 프로퍼티 매니지먼트 인코포레이티드 반도체 장치 및 상호접속된 장치들을 갖는 시스템에서의 전력 소비를 감소시키는 방법
US8046527B2 (en) * 2007-02-22 2011-10-25 Mosaid Technologies Incorporated Apparatus and method for using a page buffer of a memory device as a temporary cache
EP2132635B1 (en) * 2007-03-30 2017-08-16 Rambus Inc. System including hierarchical memory modules having different types of integrated circuit memory devices
US7688652B2 (en) 2007-07-18 2010-03-30 Mosaid Technologies Incorporated Storage of data in memory via packet strobing
US20090063786A1 (en) * 2007-08-29 2009-03-05 Hakjune Oh Daisy-chain memory configuration and usage
US8095747B2 (en) * 2008-09-26 2012-01-10 Cypress Semiconductor Corporation Memory system and method

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060095592A1 (en) * 2004-10-29 2006-05-04 International Business Machines Corporation Multi-channel memory architecture for daisy chained arrangements of nodes with bridging between memory channels
CN101410814A (zh) * 2006-03-28 2009-04-15 莫塞德技术公司 非易失性存储器的菊花链布置

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104579876A (zh) * 2013-10-10 2015-04-29 大唐恩智浦半导体有限公司 菊花链通信总线和协议
CN107210945A (zh) * 2015-01-29 2017-09-26 罗伯特·博世有限公司 用于运行计算机网络的方法和计算机网络
CN107210945B (zh) * 2015-01-29 2020-05-22 罗伯特·博世有限公司 用于运行计算机网络的方法和计算机网络

Also Published As

Publication number Publication date
JP2013527541A (ja) 2013-06-27
EP2577473A4 (en) 2015-02-11
JP5643896B2 (ja) 2014-12-17
CA2801153A1 (en) 2011-12-08
EP2577473A1 (en) 2013-04-10
KR20130085956A (ko) 2013-07-30
US8463959B2 (en) 2013-06-11
US20110296056A1 (en) 2011-12-01
US20130275628A1 (en) 2013-10-17
WO2011150496A1 (en) 2011-12-08

Similar Documents

Publication Publication Date Title
CN101606137B (zh) 非易失存储器的高速接口
US9274997B2 (en) Point-to-point serial peripheral interface for data communication between devices configured in a daisy-chain
JP5635521B2 (ja) シリアルポートメモリ通信の待ち時間および信頼性を改善するための方法およびシステム
US8185711B2 (en) Memory module, a memory system including a memory controller and a memory module and methods thereof
JP6173340B2 (ja) バス上の複数のデータ線を介してデータを送るシステムおよび方法
CN101609442B (zh) 一种接口自适应的方法及其装置、系统
KR20110099227A (ko) 다중-직렬 인터페이스 적층-다이 메모리 아키텍처
US7965530B2 (en) Memory modules and memory systems having the same
CN102947806A (zh) 用于菊花链装置的高速接口
JP2018502406A5 (https=)
WO2017148221A1 (zh) 串行外设接口的传输控制方法、装置及系统
US7463535B2 (en) Memory modules and memory systems having the same
CN101655825B (zh) 一种使用fpga实现lpc-usb双向通信的装置及lpc-usb和usb-lpc数据转换方法
CN101300558B (zh) 具有映射到存储体组的端口的多端口存储器
CN102467953A (zh) 半导体存储装置及包括半导体存储装置的半导体系统
EP1811398B1 (en) Data processing system with a multiported memory for interprocessor communication
CN102508807A (zh) 一种基于sparc v8处理器的总线结构
US20060288131A1 (en) Memory device capable of communicating with host at different speeds, and data communication system using the memory device
CN118734757B (zh) 基于fpga的ddr物理层接口电路及其控制方法
CN114860642B (zh) 用于主设备与外围设备之间的串行数据通信的装置和方法
CN111143260B (zh) 一种ssd主控中的raid通路切换装置
US20070005834A1 (en) Memory chips with buffer circuitry
CN102323918B (zh) 一种动态可重构处理单元阵列扩展的方法
JP2008217379A (ja) シリアル転送方式
JP2008158747A (ja) データ転送装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C53 Correction of patent of invention or patent application
CB02 Change of applicant information

Address after: Ontario, Canada

Applicant after: Examine Vincent Zhi Cai management company

Address before: Ontario, Canada

Applicant before: Mosaid Technologies Inc.

COR Change of bibliographic data

Free format text: CORRECT: APPLICANT; FROM: MOSAID TECHNOLOGIES INC. TO: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.

ASS Succession or assignment of patent right

Owner name: NOVA CHIP CANANA COMPANY

Free format text: FORMER OWNER: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.

Effective date: 20150507

C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20150507

Address after: Ontario, Canada

Applicant after: Nova chip Canada Company

Address before: Ontario, Canada

Applicant before: Examine Vincent Zhi Cai management company

AD01 Patent right deemed abandoned

Effective date of abandoning: 20160622

C20 Patent right or utility model deemed to be abandoned or is abandoned