JP2018502406A5 - - Google Patents

Download PDF

Info

Publication number
JP2018502406A5
JP2018502406A5 JP2017544557A JP2017544557A JP2018502406A5 JP 2018502406 A5 JP2018502406 A5 JP 2018502406A5 JP 2017544557 A JP2017544557 A JP 2017544557A JP 2017544557 A JP2017544557 A JP 2017544557A JP 2018502406 A5 JP2018502406 A5 JP 2018502406A5
Authority
JP
Japan
Prior art keywords
transmission unit
bits
read
memory line
transmission
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2017544557A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018502406A (ja
Filing date
Publication date
Priority claimed from US14/538,133 external-priority patent/US9842071B2/en
Application filed filed Critical
Publication of JP2018502406A publication Critical patent/JP2018502406A/ja
Publication of JP2018502406A5 publication Critical patent/JP2018502406A5/ja
Pending legal-status Critical Current

Links

JP2017544557A 2014-11-11 2015-11-09 マルチチャネルｉ２ｓ伝送制御システムおよび方法 Pending JP2018502406A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/538,133 US9842071B2 (en) 2014-11-11 2014-11-11 Multi-channel I2S transmit control system and method
US14/538,133 2014-11-11
PCT/US2015/059661 WO2016077189A1 (en) 2014-11-11 2015-11-09 Multi-channel i2s transmit control system and method

Publications (2)

Publication Number Publication Date
JP2018502406A JP2018502406A (ja) 2018-01-25
JP2018502406A5 true JP2018502406A5 (https=) 2018-11-29

Family

ID=54705814

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017544557A Pending JP2018502406A (ja) 2014-11-11 2015-11-09 マルチチャネルｉ２ｓ伝送制御システムおよび方法

Country Status (7)

Country Link
US (1) US9842071B2 (https=)
EP (1) EP3218813B1 (https=)
JP (1) JP2018502406A (https=)
KR (1) KR20170084043A (https=)
CN (1) CN107111587A (https=)
TW (1) TW201633164A (https=)
WO (1) WO2016077189A1 (https=)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2539445A (en) * 2015-06-16 2016-12-21 Nordic Semiconductor Asa Data processing
US10007485B2 (en) * 2016-01-12 2018-06-26 Oracle International Corporation Zero-delay compression FIFO buffer
CN106911987B (zh) * 2017-02-21 2019-11-05 珠海全志科技股份有限公司 主控端、设备端、传输多声道音频数据的方法和系统
CN108628793B (zh) * 2017-03-20 2021-04-02 华大半导体有限公司 Spi通信电路及方法
FR3066033B1 (fr) * 2017-05-05 2019-06-21 Stmicroelectronics (Rousset) Sas Dispositif d'etage tampon, en particulier apte a etre connecte sur un bus du type interface de peripherique serie
CN108304282B (zh) * 2018-03-07 2021-04-20 郑州云海信息技术有限公司 一种双bios的控制方法及相关装置
TWI699656B (zh) * 2018-12-27 2020-07-21 新唐科技股份有限公司 可切換的i2s介面
DE102019112447A1 (de) * 2019-05-13 2020-11-19 Jenoptik Optical Systems Gmbh Verfahren und Auswerteeinheit zur Ermittlung eines Zeitpunkts einer Flanke in einem Signal
DE112020004915T5 (de) * 2019-10-10 2022-06-30 Microchip Technology Incorporated Serielle n-kanal-peripheriekommunikation und darauf bezogene systeme, verfahren und vorrichtungen
IT202000006322A1 (it) 2020-03-25 2021-09-25 Stmicroelectronics Application Gmbh Sistema di elaborazione comprendente un’interfaccia periferica seriale con code, relativo circuito integrato, dispositivo e procedimento
RU2762040C1 (ru) * 2020-11-06 2021-12-15 СВИ Коммуникатионс-унд Компутер ГмбХ Система объединения цифровых потоков и способ объединения цифровых потоков (варианты)

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5517627A (en) * 1992-09-18 1996-05-14 3Com Corporation Read and write data aligner and method
JP2004240713A (ja) * 2003-02-06 2004-08-26 Matsushita Electric Ind Co Ltd データ転送方法及びデータ転送装置
EP1447739A1 (en) * 2003-02-12 2004-08-18 Deutsche Thomson-Brandt Gmbh Method and apparatus for preprocessing input/output signals of/to different types of interfaces using a common format
JP4354268B2 (ja) * 2003-12-22 2009-10-28 株式会社河合楽器製作所 信号処理装置
KR100881191B1 (ko) 2007-03-27 2009-02-05 삼성전자주식회사 멀티 프로토콜 씨리얼 인터페이스 장치 및 그에 따른ｓｏｃ 장치
EP2294858A4 (en) * 2008-06-23 2014-07-02 Hart Comm Foundation ANALYZER FOR A WIRELESS COMMUNICATION NETWORK
US8255593B2 (en) * 2009-09-29 2012-08-28 Oracle America, Inc. Direct memory access with striding across memory
US20110242355A1 (en) * 2010-04-05 2011-10-06 Qualcomm Incorporated Combining data from multiple image sensors
CN102117478B (zh) * 2011-02-09 2012-10-03 河南科技大学 批量图像数据的实时处理方法及系统

Similar Documents

Publication Publication Date Title
JP2018502406A5 (https=)
CN105549916B (zh) PCIe固态硬盘控制器、基于PCIe的存储系统及其数据读写方法
US20140149615A1 (en) Connecting multiple slave devices to a single master
US11985078B2 (en) Packet arbitration for buffered packets in a network device
CN101606137A (zh) 非易失存储器的高速接口
US10282343B2 (en) Semiconductor device
WO2016202114A1 (zh) 一种数据传输方法、装置及存储介质
JP2011050071A5 (https=)
JP2018502406A (ja) マルチチャネルｉ２ｓ伝送制御システムおよび方法
US12393428B2 (en) Self-scheduling threads in a processor based on a threshold associated with pipeline stages
CN104950768A (zh) 基于vme总线的光刻机双工件台控制系统多板卡通信方法
CN116841932A (zh) 一种可灵活连接的便携式高速数据存取设备及其工作方法
US11714655B2 (en) Pipeline merging in a circuit
JPWO2014027416A1 (ja) 情報処理装置、及び情報処理装置の制御方法
CN102063396A (zh) 芯片上的“主-主”数据传送的方法和装置及片上系统
CN115391253A (zh) 基于fpga的多通道的hart实现系统
WO2013186889A1 (ja) Ｉ／ｏデバイス、プログラマブルロジックコントローラ及び演算方法
JP5643896B2 (ja) デイジーチェーン接続されたデバイスのための高速インターフェイス
US12135987B2 (en) Thread scheduling control and memory splitting in a barrel processor
US11526361B2 (en) Variable pipeline length in a barrel-multithreaded processor
US20220121483A1 (en) Thread execution control in a barrel processor
US20040151175A1 (en) Transparent data format within host device supporting differing transaction types
JP2014194619A (ja) バッファ回路及び半導体集積回路
JP2005505856A5 (https=)
US20060034307A1 (en) Method and apparatus for controlling storage of data