CN107111587A - 多信道i2s传输控制系统及方法 - Google Patents

多信道i2s传输控制系统及方法 Download PDF

Info

Publication number
CN107111587A
CN107111587A CN201580058042.3A CN201580058042A CN107111587A CN 107111587 A CN107111587 A CN 107111587A CN 201580058042 A CN201580058042 A CN 201580058042A CN 107111587 A CN107111587 A CN 107111587A
Authority
CN
China
Prior art keywords
transmission unit
read
memory
fifo buffer
transmission
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201580058042.3A
Other languages
English (en)
Chinese (zh)
Inventor
詹姆斯·卡萨迪
罗德尼·佩萨文托
瑟吉·帕夫洛夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Microchip Technology Inc
Original Assignee
Microchip Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Microchip Technology Inc filed Critical Microchip Technology Inc
Publication of CN107111587A publication Critical patent/CN107111587A/zh
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1673—Details of memory controller using buffers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
CN201580058042.3A 2014-11-11 2015-11-09 多信道i2s传输控制系统及方法 Pending CN107111587A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/538,133 US9842071B2 (en) 2014-11-11 2014-11-11 Multi-channel I2S transmit control system and method
US14/538,133 2014-11-11
PCT/US2015/059661 WO2016077189A1 (en) 2014-11-11 2015-11-09 Multi-channel i2s transmit control system and method

Publications (1)

Publication Number Publication Date
CN107111587A true CN107111587A (zh) 2017-08-29

Family

ID=54705814

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201580058042.3A Pending CN107111587A (zh) 2014-11-11 2015-11-09 多信道i2s传输控制系统及方法

Country Status (7)

Country Link
US (1) US9842071B2 (https=)
EP (1) EP3218813B1 (https=)
JP (1) JP2018502406A (https=)
KR (1) KR20170084043A (https=)
CN (1) CN107111587A (https=)
TW (1) TW201633164A (https=)
WO (1) WO2016077189A1 (https=)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2539445A (en) * 2015-06-16 2016-12-21 Nordic Semiconductor Asa Data processing
US10007485B2 (en) * 2016-01-12 2018-06-26 Oracle International Corporation Zero-delay compression FIFO buffer
CN106911987B (zh) * 2017-02-21 2019-11-05 珠海全志科技股份有限公司 主控端、设备端、传输多声道音频数据的方法和系统
CN108628793B (zh) * 2017-03-20 2021-04-02 华大半导体有限公司 Spi通信电路及方法
FR3066033B1 (fr) * 2017-05-05 2019-06-21 Stmicroelectronics (Rousset) Sas Dispositif d'etage tampon, en particulier apte a etre connecte sur un bus du type interface de peripherique serie
CN108304282B (zh) * 2018-03-07 2021-04-20 郑州云海信息技术有限公司 一种双bios的控制方法及相关装置
TWI699656B (zh) * 2018-12-27 2020-07-21 新唐科技股份有限公司 可切換的i2s介面
DE102019112447A1 (de) * 2019-05-13 2020-11-19 Jenoptik Optical Systems Gmbh Verfahren und Auswerteeinheit zur Ermittlung eines Zeitpunkts einer Flanke in einem Signal
DE112020004915T5 (de) * 2019-10-10 2022-06-30 Microchip Technology Incorporated Serielle n-kanal-peripheriekommunikation und darauf bezogene systeme, verfahren und vorrichtungen
IT202000006322A1 (it) 2020-03-25 2021-09-25 Stmicroelectronics Application Gmbh Sistema di elaborazione comprendente un’interfaccia periferica seriale con code, relativo circuito integrato, dispositivo e procedimento
RU2762040C1 (ru) * 2020-11-06 2021-12-15 СВИ Коммуникатионс-унд Компутер ГмбХ Система объединения цифровых потоков и способ объединения цифровых потоков (варианты)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1519684A (zh) * 2003-02-06 2004-08-11 ���µ�����ҵ��ʽ���� 数据传送方法和数据传送设备
CN1521599A (zh) * 2003-02-12 2004-08-18 ��ķɭ���ó�׹�˾ 预处理公共格式中央处理输入或输出信号的方法及设备
US20080244120A1 (en) * 2007-03-27 2008-10-02 Samsung Electronics Co., Ltd. Multi-protocol serial interface apparatus and system-on-chip apparatus including the same
CN102117478A (zh) * 2011-02-09 2011-07-06 河南科技大学 批量图像数据的实时处理方法及系统
CN102859987A (zh) * 2010-04-05 2013-01-02 高通股份有限公司 组合来自多个图像传感器的数据

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5517627A (en) * 1992-09-18 1996-05-14 3Com Corporation Read and write data aligner and method
JP4354268B2 (ja) * 2003-12-22 2009-10-28 株式会社河合楽器製作所 信号処理装置
EP2294858A4 (en) * 2008-06-23 2014-07-02 Hart Comm Foundation ANALYZER FOR A WIRELESS COMMUNICATION NETWORK
US8255593B2 (en) * 2009-09-29 2012-08-28 Oracle America, Inc. Direct memory access with striding across memory

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1519684A (zh) * 2003-02-06 2004-08-11 ���µ�����ҵ��ʽ���� 数据传送方法和数据传送设备
CN1521599A (zh) * 2003-02-12 2004-08-18 ��ķɭ���ó�׹�˾ 预处理公共格式中央处理输入或输出信号的方法及设备
US20080244120A1 (en) * 2007-03-27 2008-10-02 Samsung Electronics Co., Ltd. Multi-protocol serial interface apparatus and system-on-chip apparatus including the same
CN102859987A (zh) * 2010-04-05 2013-01-02 高通股份有限公司 组合来自多个图像传感器的数据
CN102117478A (zh) * 2011-02-09 2011-07-06 河南科技大学 批量图像数据的实时处理方法及系统

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
TEXAS INSTRUMENTS: "TMS320C5515/14/05/04 DSP Inter-IC Sound (I2S) Bus User"s Guide", 《WWW.TI.COM/LIT/UG/SPRUFX4B/SPRUFX4B.PDF》 *

Also Published As

Publication number Publication date
EP3218813A1 (en) 2017-09-20
EP3218813B1 (en) 2022-05-04
US9842071B2 (en) 2017-12-12
KR20170084043A (ko) 2017-07-19
WO2016077189A1 (en) 2016-05-19
TW201633164A (zh) 2016-09-16
US20160132440A1 (en) 2016-05-12
JP2018502406A (ja) 2018-01-25

Similar Documents

Publication Publication Date Title
CN107111587A (zh) 多信道i2s传输控制系统及方法
CN102929820A (zh) 一种单双线兼容的spi通信装置及其通信方法
EP0964338B1 (en) Method and apparatus for operating on a memory unit via a JTAG port
US20040054864A1 (en) Memory controller
US8384427B1 (en) Configuring multiple programmable logic devices with serial peripheral interfaces
CN106557442B (zh) 一种芯片系统
US20110077749A1 (en) Multi-processor based programmable logic controller and method for operating the same
CN104007954B (zh) 处理器和用于处理器的控制方法
WO2007036048B1 (en) Daisy chain cascading devices
JP2009510656A5 (https=)
US20070088867A1 (en) Memory controller and data processing system with the same
CN104350700B (zh) 用于串行通信设备的时钟
US20160357889A1 (en) Simulation modeling frameworks for controller designs
CN107888976A (zh) 一种基于lvds信号线的程序升级装置及升级方法
WO2009073952A1 (en) Semiconductor memory device suitable for interconnection in a ring topology
CN106776408B (zh) 一种arm处理器与fpga双向数据传输的实现方法
KR100435349B1 (ko) 병렬처리장치와이를포함하는디지털오디오신호처리장치및방법
US9032252B2 (en) Debug barrier transactions
CN104142902B (zh) 用于耦合fpga 模块的自适应接口
CN109491959A (zh) 一种可编程逻辑器件配置器
CN103500585B (zh) 一种用于控制单次可编程存储器的控制电路及其控制方法
DE10110567B4 (de) Datenverarbeitungssystem mit einstellbaren Takten für unterteilte synchrone Schnittstellen
CN117435550A (zh) 一种基于fpga的语言编写控制器双通道缓存方法及系统
CN103309828A (zh) 一种sd卡从控制器及控制方法
JP2011248456A (ja) 電子装置およびマイクロコントローラ

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20170829

RJ01 Rejection of invention patent application after publication