TW201633164A - 多通道ｉｓ傳輸控制系統及方法 - Google Patents
多通道ｉｓ傳輸控制系統及方法 Download PDFInfo
- Publication number
- TW201633164A TW201633164A TW104137220A TW104137220A TW201633164A TW 201633164 A TW201633164 A TW 201633164A TW 104137220 A TW104137220 A TW 104137220A TW 104137220 A TW104137220 A TW 104137220A TW 201633164 A TW201633164 A TW 201633164A
- Authority
- TW
- Taiwan
- Prior art keywords
- bits
- memory line
- bit
- transmission
- read
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1673—Details of memory controller using buffers
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
- G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Communication Control (AREA)
- Information Transfer Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Multi Processors (AREA)
- Bus Control (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/538,133 US9842071B2 (en) | 2014-11-11 | 2014-11-11 | Multi-channel I2S transmit control system and method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW201633164A true TW201633164A (zh) | 2016-09-16 |
Family
ID=54705814
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW104137220A TW201633164A (zh) | 2014-11-11 | 2015-11-11 | 多通道ｉｓ傳輸控制系統及方法 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US9842071B2 (https=) |
| EP (1) | EP3218813B1 (https=) |
| JP (1) | JP2018502406A (https=) |
| KR (1) | KR20170084043A (https=) |
| CN (1) | CN107111587A (https=) |
| TW (1) | TW201633164A (https=) |
| WO (1) | WO2016077189A1 (https=) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108304282A (zh) * | 2018-03-07 | 2018-07-20 | 郑州云海信息技术有限公司 | 一种双bios的控制方法及相关装置 |
| TWI699656B (zh) * | 2018-12-27 | 2020-07-21 | 新唐科技股份有限公司 | 可切換的i2s介面 |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2539445A (en) * | 2015-06-16 | 2016-12-21 | Nordic Semiconductor Asa | Data processing |
| US10007485B2 (en) * | 2016-01-12 | 2018-06-26 | Oracle International Corporation | Zero-delay compression FIFO buffer |
| CN106911987B (zh) * | 2017-02-21 | 2019-11-05 | 珠海全志科技股份有限公司 | 主控端、设备端、传输多声道音频数据的方法和系统 |
| CN108628793B (zh) * | 2017-03-20 | 2021-04-02 | 华大半导体有限公司 | Spi通信电路及方法 |
| FR3066033B1 (fr) * | 2017-05-05 | 2019-06-21 | Stmicroelectronics (Rousset) Sas | Dispositif d'etage tampon, en particulier apte a etre connecte sur un bus du type interface de peripherique serie |
| DE102019112447A1 (de) * | 2019-05-13 | 2020-11-19 | Jenoptik Optical Systems Gmbh | Verfahren und Auswerteeinheit zur Ermittlung eines Zeitpunkts einer Flanke in einem Signal |
| DE112020004915T5 (de) * | 2019-10-10 | 2022-06-30 | Microchip Technology Incorporated | Serielle n-kanal-peripheriekommunikation und darauf bezogene systeme, verfahren und vorrichtungen |
| IT202000006322A1 (it) | 2020-03-25 | 2021-09-25 | Stmicroelectronics Application Gmbh | Sistema di elaborazione comprendente un’interfaccia periferica seriale con code, relativo circuito integrato, dispositivo e procedimento |
| RU2762040C1 (ru) * | 2020-11-06 | 2021-12-15 | СВИ Коммуникатионс-унд Компутер ГмбХ | Система объединения цифровых потоков и способ объединения цифровых потоков (варианты) |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5517627A (en) * | 1992-09-18 | 1996-05-14 | 3Com Corporation | Read and write data aligner and method |
| JP2004240713A (ja) * | 2003-02-06 | 2004-08-26 | Matsushita Electric Ind Co Ltd | データ転送方法及びデータ転送装置 |
| EP1447739A1 (en) * | 2003-02-12 | 2004-08-18 | Deutsche Thomson-Brandt Gmbh | Method and apparatus for preprocessing input/output signals of/to different types of interfaces using a common format |
| JP4354268B2 (ja) * | 2003-12-22 | 2009-10-28 | 株式会社河合楽器製作所 | 信号処理装置 |
| KR100881191B1 (ko) | 2007-03-27 | 2009-02-05 | 삼성전자주식회사 | 멀티 프로토콜 씨리얼 인터페이스 장치 및 그에 따른ｓｏｃ 장치 |
| EP2294858A4 (en) * | 2008-06-23 | 2014-07-02 | Hart Comm Foundation | ANALYZER FOR A WIRELESS COMMUNICATION NETWORK |
| US8255593B2 (en) * | 2009-09-29 | 2012-08-28 | Oracle America, Inc. | Direct memory access with striding across memory |
| US20110242355A1 (en) * | 2010-04-05 | 2011-10-06 | Qualcomm Incorporated | Combining data from multiple image sensors |
| CN102117478B (zh) * | 2011-02-09 | 2012-10-03 | 河南科技大学 | 批量图像数据的实时处理方法及系统 |
-
2014
- 2014-11-11 US US14/538,133 patent/US9842071B2/en active Active
-
2015
- 2015-11-09 CN CN201580058042.3A patent/CN107111587A/zh active Pending
- 2015-11-09 WO PCT/US2015/059661 patent/WO2016077189A1/en not_active Ceased
- 2015-11-09 EP EP15801549.5A patent/EP3218813B1/en active Active
- 2015-11-09 KR KR1020177011445A patent/KR20170084043A/ko not_active Withdrawn
- 2015-11-09 JP JP2017544557A patent/JP2018502406A/ja active Pending
- 2015-11-11 TW TW104137220A patent/TW201633164A/zh unknown
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108304282A (zh) * | 2018-03-07 | 2018-07-20 | 郑州云海信息技术有限公司 | 一种双bios的控制方法及相关装置 |
| CN108304282B (zh) * | 2018-03-07 | 2021-04-20 | 郑州云海信息技术有限公司 | 一种双bios的控制方法及相关装置 |
| TWI699656B (zh) * | 2018-12-27 | 2020-07-21 | 新唐科技股份有限公司 | 可切換的i2s介面 |
| US11314682B2 (en) | 2018-12-27 | 2022-04-26 | Nuvoton Technology Corporation | Switchable I2S interface |
Also Published As
| Publication number | Publication date |
|---|---|
| EP3218813A1 (en) | 2017-09-20 |
| EP3218813B1 (en) | 2022-05-04 |
| US9842071B2 (en) | 2017-12-12 |
| KR20170084043A (ko) | 2017-07-19 |
| CN107111587A (zh) | 2017-08-29 |
| WO2016077189A1 (en) | 2016-05-19 |
| US20160132440A1 (en) | 2016-05-12 |
| JP2018502406A (ja) | 2018-01-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW201633164A (zh) | 多通道ｉｓ傳輸控制系統及方法 | |
| US8266360B2 (en) | I2C-bus interface with parallel operational mode | |
| US7088132B1 (en) | Configuring FPGAs and the like using one or more serial memory devices | |
| WO2022121199A1 (zh) | Qspi控制器，图像处理器及闪存访问方法 | |
| US20020184453A1 (en) | Data bus system including posted reads and writes | |
| CN103064805A (zh) | Spi控制器及通信方法 | |
| EP3336710B1 (en) | I²c bridge device | |
| TW201717033A (zh) | 具有少於八位元之位元組及可變封包大小之序列周邊介面 | |
| CN105786736A (zh) | 一种多芯片级联的方法、芯片和装置 | |
| CN104350700B (zh) | 用于串行通信设备的时钟 | |
| US7779194B2 (en) | Data modification module | |
| CN104834620A (zh) | 串行外设接口spi总线电路、实现方法以及电子设备 | |
| KR20150001593A (ko) | 범용 직렬 인터페이스 및 이를 포함하는 반도체 장치 | |
| CN107145465A (zh) | 串行外设接口spi的传输控制方法、装置及系统 | |
| KR100435349B1 (ko) | 병렬처리장치와이를포함하는디지털오디오신호처리장치및방법 | |
| CN108140002A (zh) | 具有自动从属装置选择产生的串行外围接口 | |
| US20230385064A1 (en) | Register update method | |
| JP2006072592A5 (https=) | ||
| CN109388606A (zh) | 一种芯片内可重构的串行总线控制器 | |
| JP2003281074A (ja) | ダイレクトメモリアクセス装置 | |
| US7650440B2 (en) | Peripheral supplied addressing in a simple DMA module | |
| US20230195661A1 (en) | Method for data communication between subregions of an fpga | |
| US20180173657A1 (en) | Automatic transmission of dummy bits in bus master | |
| TWI579845B (zh) | 具預看快速讀取之串列記憶體 | |
| US7603487B2 (en) | Hardware configurable hub interface unit |