KR20080018846A - 스탬핑된 리드프레임 및 그 제조 방법 - Google Patents
스탬핑된 리드프레임 및 그 제조 방법 Download PDFInfo
- Publication number
- KR20080018846A KR20080018846A KR20070085565A KR20070085565A KR20080018846A KR 20080018846 A KR20080018846 A KR 20080018846A KR 20070085565 A KR20070085565 A KR 20070085565A KR 20070085565 A KR20070085565 A KR 20070085565A KR 20080018846 A KR20080018846 A KR 20080018846A
- Authority
- KR
- South Korea
- Prior art keywords
- leadframe
- leads
- thickness
- portions
- die pad
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
- H01R43/00—Apparatus or processes specially adapted for manufacturing, assembling, maintaining, or repairing of line connectors or current collectors or for joining electric conductors
- H01R43/16—Apparatus or processes specially adapted for manufacturing, assembling, maintaining, or repairing of line connectors or current collectors or for joining electric conductors for manufacturing contact members, e.g. by punching and by bending
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4842—Mechanical treatment, e.g. punching, cutting, deforming, cold welding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/32257—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic the layer connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/183—Connection portion, e.g. seal
- H01L2924/18301—Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49121—Beam lead frame or beam lead device
Abstract
Description
Claims (20)
- 적어도 다이 패드(die pad), 프레임, 상기 다이 패드를 상기 프레임에 접속시키는 타이바들(tie bars) 및 복수의 리드들을 갖는 리드리스 패키지(leadless package)용 스탬핑된 리드프레임(stamped leadframe)을 제조하는 방법에 있어서,상기 리드들의 제1 및 제2 부분들을 클램핑(clamping)하는 단계; 및상기 제2 부분이 상기 제1 부분에 실질적으로 평행하게 접속되고 변위되도록, 상기 제1 부분에 관련하여 상기 제2 부분을 상기 제1 부분의 두께보다 짧은 거리만큼 깎는 단계를 포함하는, 스탬핑된 리드프레임 제조 방법.
- 제1항에 있어서, 상기 제1 및 제2 부분들의 두께를 실질적으로 유지하도록 상기 리드들의 제1 부분의 변위를 제어하는 단계를 포함하는, 스탬핑된 리드프레임 제조 방법.
- 제1항에 있어서, 상기 리드들의 제2 부분은 상기 제1 부분의 두께의 1/4 내지 3/4 사이의 거리만큼 깎이는, 스탬핑된 리드프레임 제조 방법.
- 제1항에 있어서, 상기 리드들의 제2 부분을 깎는 단계는 상기 제1 및 제2 부분들의 표면들에 실질적으로 수직인 측벽을 갖는 상기 제1 및 제2 부분들에 인접한 오목 부분(reentrant portion)을 생성하는 것인, 스탬핑된 리드프레임 제조 방법.
- 제1항에 있어서,상기 타이바들의 제1 및 제2 부분들을 클램핑하는 단계; 및상기 제2 부분이 상기 제1 부분에 실질적으로 평행하게 접속되고 변위되도록, 상기 제1 부분에 관련하여 상기 타이바의 제2 부분을 상기 제1 부분의 타이바의 두께보다 짧은 거리만큼 깎는 단계를 포함하는, 스탬핑된 리드프레임 제조 방법.
- 제5항에 있어서, 상기 타이바들의 제1 부분은 분리 부분들을 포함하며, 상기 타이바의 제2 부분은 깎이는 그들 사이의 중간 부분에 위치되는, 스탬핑된 리드프레임 제조 방법.
- 제5항에 있어서, 몰딩 이후 상기 타이바들의 제1 부분의 표면들이 노출되도록 상기 리드프레임을 몰딩하는 단계를 더 포함하는, 스탬핑된 리드프레임 제조 방법.
- 제1항에 있어서,상기 다이 패드의 제1 및 제2 부분들을 클램핑하는 단계; 및상기 제2 부분이 상기 제1 부분에 실질적으로 평행하게 접속되고 변위되도 록, 상기 제1 부분에 관련하여 상기 다이 패드의 제2 부분을 상기 다이 패드의 제1 부분의 두께보다 짧은 거리만큼 깎는 단계를 포함하는, 스탬핑된 리드프레임 제조 방법.
- 제1항에 있어서, 몰딩 이후 상기 다이의 표면 및 상기 리드들의 상기 제1 부분의 표면들이 노출되도록 상기 리드프레임을 몰딩하는 단계를 더 포함하는, 스탬핑된 리드프레임 제조 방법.
- 리드프레임에 있어서,다이 패드, 프레임 및 상기 다이 패드를 상기 프레임에 접속시키는 타이바들; 및각각이 제1 부분 및 제2 부분을 포함하는 복수의 리드들로서, 상기 리드들의 제2 부분은 상기 제1 부분에 실질적으로 평행하게 접속되고 상기 제1 부분에 관련하여 상기 제1 부분의 두께보다 짧은 거리만큼 변위되는, 리드들을 포함하는, 리드프레임.
- 제10항에 있어서, 상기 리드들의 상기 제1 및 제2 부분들은 실질적으로 동일한 두께를 갖는, 리드프레임.
- 제10항에 있어서, 상기 리드들의 제2 부분은 상기 제1 부분의 두께의 1/4 내 지 3/4의 거리만큼 상기 제1 부분으로부터 변위되는, 리드프레임.
- 제10항에 있어서, 상기 제1 및 제2 부분들의 표면들에 실질적으로 수직인 측벽을 갖는 상기 제1 및 제2 부분들에 인접한 오목 부분을 포함하는, 리드프레임.
- 제10항에 있어서, 각각의 타이바는 제1 부분 및 제2 부분을 포함하고, 상기 제2 부분은 상기 제1 부분에 접속되고 상기 제1 부분에 관련하여 상기 타이바의 제1 부분의 두께보다 짧은 거리만큼 변위되는, 리드프레임.
- 제14항에 있어서, 상기 타이바의 제1 부분은 분리 부분들을 포함하며, 상기 타이바의 제2 부분은 상기 타이바의 제1 부분의 분리 부분들에 관련하여 변위되는 그들 사이의 중간 부분에 위치하는, 리드프레임.
- 제14항에 있어서, 상기 타이바들의 제1 부분의 표면들은 몰딩 이후 노출되도록 구성되는, 리드프레임.
- 제10항에 있어서, 상기 다이 패드는 제1 부분 및 제2 부분을 포함하고, 상기 다이 패드의 제2 부분은 상기 제1 부분에 평행하고 상기 제1 부분에 관련하여 상기 다이 패드의 제1 부분의 두께보다 짧은 거리만큼 변위되는, 리드프레임.
- 제10항에 있어서, 상기 다이 패드의 표면과 상기 리드들의 제1 부분의 표면들은 몰딩 이후 노출되도록 구성되는, 리드프레임.
- 집적 회로 다이용 패키지에 있어서,집적 회로 다이;상기 다이를 덮는 캡슐화 물질(encapsulant material)로 형성된 패키지 몸체;각각이 제1 부분 및 제2 부분을 갖는 복수의 리드들로서, 상기 제2 부분은 상기 제1 부분에 실질적으로 평행하게 접속되고 상기 제1 부분에 관련하여 상기 제1 부분의 두께보다 짧은 거리만큼 변위되는, 리드들; 및상기 다이와 상기 리드들의 제2 부분 사이에 접속된 전기 전도체들을 포함하고,상기 다이 패드의 표면 및 상기 리드들의 제1 부분의 표면들은 공통 평면 상에 노출된, 집적 회로 다이용 패키지.
- 복수의 캡슐화된 집적 회로 다이 패키지들을 만들기 위한 리드프레임 구조에 있어서,매트릭스로 정렬된 복수의 상호접속된 금속 프레임들;각각의 상기 프레임들의 내부 에지 내에서 타이바들에 의해 접속된 다이 패드; 및각각의 프레임의 내부 에지에 접속된 복수의 리드들로서, 상기 리드들은 제1 부분 및 제2 부분을 포함하고, 상기 제2 부분은 상기 제1 부분에 실질적으로 평행하고 상기 제1 부분에 관련하여 상기 제1 부분의 두께보다 짧은 거리만큼 변위되는, 리드프레임 구조.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/509,860 US8174096B2 (en) | 2006-08-25 | 2006-08-25 | Stamped leadframe and method of manufacture thereof |
US11/509,860 | 2006-08-25 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20080018846A true KR20080018846A (ko) | 2008-02-28 |
KR100927319B1 KR100927319B1 (ko) | 2009-11-19 |
Family
ID=39129137
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR20070085565A KR100927319B1 (ko) | 2006-08-25 | 2007-08-24 | 스탬핑된 리드프레임 및 그 제조 방법 |
Country Status (4)
Country | Link |
---|---|
US (1) | US8174096B2 (ko) |
KR (1) | KR100927319B1 (ko) |
CN (1) | CN101131938B (ko) |
TW (1) | TWI347665B (ko) |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7838339B2 (en) * | 2008-04-04 | 2010-11-23 | Gem Services, Inc. | Semiconductor device package having features formed by stamping |
CN102214631A (zh) * | 2010-04-09 | 2011-10-12 | 飞思卡尔半导体公司 | 用于半导体装置的引线框 |
TWI557183B (zh) * | 2015-12-16 | 2016-11-11 | 財團法人工業技術研究院 | 矽氧烷組成物、以及包含其之光電裝置 |
US8648450B1 (en) * | 2011-01-27 | 2014-02-11 | Amkor Technology, Inc. | Semiconductor device including leadframe with a combination of leads and lands |
CN102738024A (zh) * | 2011-04-01 | 2012-10-17 | 飞思卡尔半导体公司 | 半导体封装及其引线框 |
DE102012022960B4 (de) * | 2012-11-23 | 2021-12-30 | Schott Ag | Gehäusebauteil, insbesondere für ein Elektronikgehäuse, und Verfahren zur Herstellung eines Gehäusebauteils |
CN103050468A (zh) * | 2012-12-17 | 2013-04-17 | 华天科技(西安)有限公司 | 一种带有梯形孔的冲压框架的扁平多芯片封装件 |
CN103021996A (zh) * | 2012-12-28 | 2013-04-03 | 华天科技(西安)有限公司 | 一种带有方形凹槽的冲压框架的扁平多芯片封装件及其制作方法 |
TWI492335B (zh) * | 2013-02-08 | 2015-07-11 | 矽品精密工業股份有限公司 | 電子裝置及其封裝結構 |
CN103594448A (zh) * | 2013-11-15 | 2014-02-19 | 杰群电子科技(东莞)有限公司 | 一种引线框架 |
KR102326069B1 (ko) * | 2015-07-29 | 2021-11-12 | 엘지디스플레이 주식회사 | 유기발광 다이오드 표시장치 |
JP6576796B2 (ja) * | 2015-11-05 | 2019-09-18 | 新光電気工業株式会社 | リードフレーム及びその製造方法、半導体装置 |
DE102016125521B4 (de) * | 2016-12-22 | 2020-10-15 | Infineon Technologies Ag | Gemeinsames Verfahren zum Verbinden eines elektronischen Chips mit einem Verbinderkörper und zum Ausbilden des Verbinderkörpers |
US10262928B2 (en) * | 2017-03-23 | 2019-04-16 | Rohm Co., Ltd. | Semiconductor device |
JP6966558B2 (ja) * | 2017-08-30 | 2021-11-17 | 日立Astemo株式会社 | パワー半導体装置及びその製造方法 |
FR3089055B1 (fr) * | 2018-11-23 | 2021-08-27 | Linxens Holding | Procédé de fabrication d’un support flexible de circuit intégré, support flexible de circuit intégré, module comprenant un support flexible et un circuit intégré. |
US20200227343A1 (en) * | 2019-01-11 | 2020-07-16 | Chang Wah Technology Co., Ltd. | Semiconductor device package |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02308563A (ja) | 1989-05-23 | 1990-12-21 | Shinko Electric Ind Co Ltd | リードフレーム |
US5172214A (en) * | 1991-02-06 | 1992-12-15 | Motorola, Inc. | Leadless semiconductor device and method for making the same |
EP0987758A3 (en) * | 1991-12-27 | 2000-05-24 | Fujitsu Limited | Semiconducter device and method of producing the same |
US5458158A (en) * | 1993-03-30 | 1995-10-17 | Toyo Communication Equipment Co., Ltd. | Lead cutting apparatus and an anticorrosive coat structure of lead |
US6143981A (en) * | 1998-06-24 | 2000-11-07 | Amkor Technology, Inc. | Plastic integrated circuit package and method and leadframe for making the package |
US6208020B1 (en) * | 1999-02-24 | 2001-03-27 | Matsushita Electronics Corporation | Leadframe for use in manufacturing a resin-molded semiconductor device |
JP4266429B2 (ja) | 1999-03-10 | 2009-05-20 | パナソニック株式会社 | 樹脂封止型半導体装置およびその製造方法 |
JP3461332B2 (ja) * | 1999-09-10 | 2003-10-27 | 松下電器産業株式会社 | リードフレーム及びそれを用いた樹脂パッケージと光電子装置 |
JP4547086B2 (ja) * | 2000-12-25 | 2010-09-22 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP2003124421A (ja) * | 2001-10-15 | 2003-04-25 | Shinko Electric Ind Co Ltd | リードフレーム及びその製造方法並びに該リードフレームを用いた半導体装置の製造方法 |
KR100993277B1 (ko) * | 2002-04-30 | 2010-11-10 | 르네사스 일렉트로닉스 가부시키가이샤 | 반도체장치 및 전자 장치 |
JP4624170B2 (ja) * | 2005-04-25 | 2011-02-02 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
JP2008002499A (ja) | 2006-06-20 | 2008-01-10 | Ntn Corp | 車輪用軸受装置 |
KR20080002499A (ko) * | 2006-06-30 | 2008-01-04 | 삼성테크윈 주식회사 | 반도체 패키지용 리드 프레임, 그 제조방법 및 반도체패키지 |
-
2006
- 2006-08-25 US US11/509,860 patent/US8174096B2/en active Active
-
2007
- 2007-08-07 TW TW096128930A patent/TWI347665B/zh active
- 2007-08-23 CN CN2007101475099A patent/CN101131938B/zh active Active
- 2007-08-24 KR KR20070085565A patent/KR100927319B1/ko active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
TW200816441A (en) | 2008-04-01 |
KR100927319B1 (ko) | 2009-11-19 |
US20080122048A1 (en) | 2008-05-29 |
CN101131938B (zh) | 2010-06-09 |
TWI347665B (en) | 2011-08-21 |
CN101131938A (zh) | 2008-02-27 |
US8174096B2 (en) | 2012-05-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100927319B1 (ko) | 스탬핑된 리드프레임 및 그 제조 방법 | |
US6611047B2 (en) | Semiconductor package with singulation crease | |
EP1662565B1 (en) | Semiconductor package | |
US6744118B2 (en) | Frame for semiconductor package | |
US7410834B2 (en) | Method of manufacturing a semiconductor device | |
US6630729B2 (en) | Low-profile semiconductor package with strengthening structure | |
US20120181676A1 (en) | Power semiconductor device packaging | |
US20050051877A1 (en) | Semiconductor package having high quantity of I/O connections and method for fabricating the same | |
US20180122731A1 (en) | Plated ditch pre-mold lead frame, semiconductor package, and method of making same | |
US20130017652A1 (en) | Method of manufacturing a semiconductor device package with a heatsink | |
US6703694B2 (en) | Frame for semiconductor package including plural lead frames having thin parts or hollows adjacent the terminal roots | |
US20120181677A1 (en) | Semiconductor device package with two component lead frame | |
US7247515B2 (en) | Frame for semiconductor package | |
US10079162B1 (en) | Method for making lead frames for integrated circuit packages | |
KR100940760B1 (ko) | 반도체 패키지 | |
CN220873575U (en) | Lead frame and packaging structure | |
US20100283135A1 (en) | Lead frame for semiconductor device | |
JP4455166B2 (ja) | リードフレーム | |
KR100819794B1 (ko) | 리드프레임 및, 그것을 이용한 반도체 패키지 제조 방법 | |
KR101209472B1 (ko) | 반도체 패키지 제조용 리드프레임 및 이를 이용한 반도체 패키지 제조 방법 | |
JP2002026192A (ja) | リードフレーム | |
KR100575859B1 (ko) | 볼 그리드 어레이 패키지 | |
JP4356960B2 (ja) | 樹脂封止型半導体装置 | |
KR100253708B1 (ko) | 반도체 패키지 및 그 제조방법 | |
JPS5812452Y2 (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
AMND | Amendment | ||
E902 | Notification of reason for refusal | ||
AMND | Amendment | ||
E601 | Decision to refuse application | ||
AMND | Amendment | ||
J201 | Request for trial against refusal decision | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20121101 Year of fee payment: 4 |
|
FPAY | Annual fee payment |
Payment date: 20131022 Year of fee payment: 5 |
|
FPAY | Annual fee payment |
Payment date: 20141021 Year of fee payment: 6 |
|
FPAY | Annual fee payment |
Payment date: 20151016 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20161020 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20171018 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20181101 Year of fee payment: 10 |