KR20050008459A - 불휘발성 반도체 기억장치 - Google Patents

불휘발성 반도체 기억장치 Download PDF

Info

Publication number
KR20050008459A
KR20050008459A KR1020040016375A KR20040016375A KR20050008459A KR 20050008459 A KR20050008459 A KR 20050008459A KR 1020040016375 A KR1020040016375 A KR 1020040016375A KR 20040016375 A KR20040016375 A KR 20040016375A KR 20050008459 A KR20050008459 A KR 20050008459A
Authority
KR
South Korea
Prior art keywords
impurity diffusion
floating gate
diffusion region
semiconductor substrate
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
KR1020040016375A
Other languages
English (en)
Korean (ko)
Inventor
엔도세이이치
이시이모토하루
Original Assignee
가부시끼가이샤 르네사스 테크놀로지
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가부시끼가이샤 르네사스 테크놀로지 filed Critical 가부시끼가이샤 르네사스 테크놀로지
Publication of KR20050008459A publication Critical patent/KR20050008459A/ko
Abandoned legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • EFIXED CONSTRUCTIONS
    • E04BUILDING
    • E04GSCAFFOLDING; FORMS; SHUTTERING; BUILDING IMPLEMENTS OR AIDS, OR THEIR USE; HANDLING BUILDING MATERIALS ON THE SITE; REPAIRING, BREAKING-UP OR OTHER WORK ON EXISTING BUILDINGS
    • E04G17/00Connecting or other auxiliary members for forms, falsework structures, or shutterings
    • E04G17/14Bracing or strutting arrangements for formwalls; Devices for aligning forms
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/60Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates the control gate being a doped region, e.g. single-poly memory cell
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B69/00Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/68Floating-gate IGFETs
    • H10D30/681Floating-gate IGFETs having only two programming levels
    • H10D30/683Floating-gate IGFETs having only two programming levels programmed by tunnelling of carriers, e.g. Fowler-Nordheim tunnelling

Landscapes

  • Engineering & Computer Science (AREA)
  • Architecture (AREA)
  • Mechanical Engineering (AREA)
  • Civil Engineering (AREA)
  • Structural Engineering (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
KR1020040016375A 2003-07-15 2004-03-11 불휘발성 반도체 기억장치 Abandoned KR20050008459A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2003274728A JP2005039067A (ja) 2003-07-15 2003-07-15 不揮発性半導体記憶装置
JPJP-P-2003-00274728 2003-07-15

Publications (1)

Publication Number Publication Date
KR20050008459A true KR20050008459A (ko) 2005-01-21

Family

ID=34056086

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020040016375A Abandoned KR20050008459A (ko) 2003-07-15 2004-03-11 불휘발성 반도체 기억장치

Country Status (6)

Country Link
US (1) US20050012138A1 (enExample)
JP (1) JP2005039067A (enExample)
KR (1) KR20050008459A (enExample)
CN (1) CN1577868A (enExample)
DE (1) DE102004003597A1 (enExample)
TW (1) TWI239640B (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7078761B2 (en) * 2004-03-05 2006-07-18 Chingis Technology Corporation Nonvolatile memory solution using single-poly pFlash technology
JP4548603B2 (ja) 2005-06-08 2010-09-22 セイコーエプソン株式会社 半導体装置
JP4591691B2 (ja) * 2005-06-07 2010-12-01 セイコーエプソン株式会社 半導体装置
JP2006344735A (ja) * 2005-06-08 2006-12-21 Seiko Epson Corp 半導体装置
JP4849517B2 (ja) * 2005-11-28 2012-01-11 ルネサスエレクトロニクス株式会社 不揮発性メモリセル及びeeprom
JP4622902B2 (ja) * 2006-03-17 2011-02-02 セイコーエプソン株式会社 不揮発性半導体記憶装置
US7709307B2 (en) 2006-08-24 2010-05-04 Kovio, Inc. Printed non-volatile memory
JP4282705B2 (ja) * 2006-09-28 2009-06-24 株式会社東芝 エージングデバイス及びその製造方法
EP2639817A1 (en) * 2012-03-12 2013-09-18 eMemory Technology Inc. Method of fabricating a single-poly floating-gate memory device
CN108257963A (zh) * 2016-12-29 2018-07-06 北京同方微电子有限公司 一种闪存存储单元

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3919711A (en) * 1973-02-26 1975-11-11 Intel Corp Erasable floating gate device
NL7500550A (nl) * 1975-01-17 1976-07-20 Philips Nv Halfgeleider-geheugeninrichting.
US4035820A (en) * 1975-12-29 1977-07-12 Texas Instruments Incorporated Adjustment of avalanche voltage in DIFMOS memory devices by control of impurity doping
DE69322643T2 (de) * 1992-06-19 1999-05-20 Lattice Semiconductor Corp., Hillsboro, Oreg. 97124-6421 Flash e?2 prom zelle mit nur einer polysiliziumschicht
US5841165A (en) * 1995-11-21 1998-11-24 Programmable Microelectronics Corporation PMOS flash EEPROM cell with single poly
US5761121A (en) * 1996-10-31 1998-06-02 Programmable Microelectronics Corporation PMOS single-poly non-volatile memory structure
US6628544B2 (en) * 1999-09-30 2003-09-30 Infineon Technologies Ag Flash memory cell and method to achieve multiple bits per cell
US6329240B1 (en) * 1999-10-07 2001-12-11 Monolithic System Technology, Inc. Non-volatile memory cell and methods of fabricating and operating same
EP1091408A1 (en) * 1999-10-07 2001-04-11 STMicroelectronics S.r.l. Non-volatile memory cell with a single level of polysilicon
US6617637B1 (en) * 2002-11-13 2003-09-09 Ememory Technology Inc. Electrically erasable programmable logic device

Also Published As

Publication number Publication date
CN1577868A (zh) 2005-02-09
JP2005039067A (ja) 2005-02-10
TWI239640B (en) 2005-09-11
US20050012138A1 (en) 2005-01-20
TW200503251A (en) 2005-01-16
DE102004003597A1 (de) 2005-02-17

Similar Documents

Publication Publication Date Title
US7671401B2 (en) Non-volatile memory in CMOS logic process
US7485513B2 (en) One-device non-volatile random access memory cell
CN104517970B (zh) 非易失性内存单元
CN102544122B (zh) 一种具有p+单一多晶架构的非挥发性记忆体及其制备方法
JP3962769B2 (ja) 不揮発性半導体記憶装置およびその書込方法
US4972371A (en) Semiconductor memory device
US6801456B1 (en) Method for programming, erasing and reading a flash memory cell
KR20050008459A (ko) 불휘발성 반도체 기억장치
CN101958149A (zh) 二晶体管结构的快速存取非易失性存储器存储单元
JP2002026154A (ja) 半導体メモリおよび半導体装置
JP2007142448A (ja) 不揮発性半導体記憶装置およびその書込方法
JP4622902B2 (ja) 不揮発性半導体記憶装置
JP3288099B2 (ja) 不揮発性半導体記憶装置及びその書き換え方法
KR101700992B1 (ko) 비휘발성 메모리 및 비휘발성 메모리의 제조 방법
US9966476B2 (en) Semiconductor memory device having first and second floating gates of different polarity
JP2872873B2 (ja) 半導体記憶装置
JP2006339554A (ja) 不揮発性半導体記憶装置及びその動作方法
KR101942580B1 (ko) 반도체 기억 장치 및 반도체 기억 소자
US8975685B2 (en) N-channel multi-time programmable memory devices
US9424924B2 (en) Non-volatile semiconductor memory device having depletion-type and enhancement-type channel regions
US20140151781A1 (en) Process for fabricating a transistor comprising nanocrystals
JP4592666B2 (ja) 半導体記憶装置およびその製造方法
US20110044100A1 (en) Flash memory cell and method for operating the same
US20070278556A1 (en) Two bits non volatile memory cells and method of operating the same
KR950011027B1 (ko) 반도체기억 장치의 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 20040311

PA0201 Request for examination
PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20051128

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20060726

NORF Unpaid initial registration fee
PC1904 Unpaid initial registration fee