KR20030091814A - 반도체 집적 회로 장치 및 그 제조 방법 - Google Patents

반도체 집적 회로 장치 및 그 제조 방법 Download PDF

Info

Publication number
KR20030091814A
KR20030091814A KR10-2003-0033652A KR20030033652A KR20030091814A KR 20030091814 A KR20030091814 A KR 20030091814A KR 20030033652 A KR20030033652 A KR 20030033652A KR 20030091814 A KR20030091814 A KR 20030091814A
Authority
KR
South Korea
Prior art keywords
type
type well
region
film
insulating film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
KR10-2003-0033652A
Other languages
English (en)
Korean (ko)
Inventor
히노우에다쯔야
아오노히데끼
Original Assignee
가부시키가이샤 히타치세이사쿠쇼
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가부시키가이샤 히타치세이사쿠쇼 filed Critical 가부시키가이샤 히타치세이사쿠쇼
Publication of KR20030091814A publication Critical patent/KR20030091814A/ko
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0144Manufacturing their gate insulating layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0181Manufacturing their gate insulating layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Formation Of Insulating Films (AREA)
  • Electrodes Of Semiconductors (AREA)
KR10-2003-0033652A 2002-05-28 2003-05-27 반도체 집적 회로 장치 및 그 제조 방법 Withdrawn KR20030091814A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2002154589A JP2003347423A (ja) 2002-05-28 2002-05-28 半導体集積回路装置およびその製造方法
JPJP-P-2002-00154589 2002-05-28

Publications (1)

Publication Number Publication Date
KR20030091814A true KR20030091814A (ko) 2003-12-03

Family

ID=29561371

Family Applications (1)

Application Number Title Priority Date Filing Date
KR10-2003-0033652A Withdrawn KR20030091814A (ko) 2002-05-28 2003-05-27 반도체 집적 회로 장치 및 그 제조 방법

Country Status (4)

Country Link
US (1) US20030224575A1 (enExample)
JP (1) JP2003347423A (enExample)
KR (1) KR20030091814A (enExample)
TW (1) TW200406032A (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7138691B2 (en) 2004-01-22 2006-11-21 International Business Machines Corporation Selective nitridation of gate oxides
JP2006073796A (ja) 2004-09-02 2006-03-16 Matsushita Electric Ind Co Ltd 半導体装置及びその製造方法
JP4704101B2 (ja) * 2005-05-06 2011-06-15 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
JP5266996B2 (ja) * 2008-09-12 2013-08-21 住友電気工業株式会社 半導体装置の製造方法および半導体装置
CN107564863B (zh) * 2016-06-30 2020-10-16 中芯国际集成电路制造(上海)有限公司 一种半导体器件及其制造方法
JP6640762B2 (ja) * 2017-01-26 2020-02-05 株式会社東芝 半導体装置
CN116364718A (zh) * 2021-12-28 2023-06-30 联华电子股份有限公司 半导体结构及其制造方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3686248B2 (ja) * 1998-01-26 2005-08-24 株式会社日立製作所 半導体集積回路装置およびその製造方法
TW580736B (en) * 2000-04-27 2004-03-21 Hitachi Ltd Fabrication method for semiconductor device
JP3746669B2 (ja) * 2000-10-17 2006-02-15 株式会社ルネサステクノロジ 半導体装置の製造方法
JP2002164442A (ja) * 2000-11-28 2002-06-07 Hitachi Ltd 半導体装置およびその製造方法
WO2002052652A1 (en) * 2000-12-26 2002-07-04 Matsushita Electric Industrial Co., Ltd. Semiconductor device and its manufacturing method

Also Published As

Publication number Publication date
US20030224575A1 (en) 2003-12-04
JP2003347423A (ja) 2003-12-05
TW200406032A (en) 2004-04-16

Similar Documents

Publication Publication Date Title
KR930010124B1 (ko) 반도체 트랜지스터의 제조방법 및 그 구조
KR100402381B1 (ko) 게르마늄 함유 폴리실리콘 게이트를 가지는 씨모스형반도체 장치 및 그 형성방법
KR100223992B1 (ko) 상보형 mos 전계효과 트랜지스터 및 그 제조방법
US7091074B2 (en) Method of forming a gate oxide layer in a semiconductor device and method of forming a gate electrode having the same
US20030143812A1 (en) Reduction of negative bias temperature instability in narrow width PMOS using F2 implanation
JP4772183B2 (ja) 半導体装置
US7456448B2 (en) Semiconductor device and method for producing the same
KR20030091814A (ko) 반도체 집적 회로 장치 및 그 제조 방법
US6544853B1 (en) Reduction of negative bias temperature instability using fluorine implantation
US6855590B2 (en) Method of manufacturing the semiconductor device intended to prevent a leakage current from occuring due to a gate induced drain leakage effect
JP3744438B2 (ja) 半導体装置
US20020068405A1 (en) Fabrication method for a semiconductor integrated circuit device
KR20110023807A (ko) 반도체 장치의 제조 방법
KR100431324B1 (ko) 반도체장치의 제조방법
KR100307293B1 (ko) 반도체장치의제조방법
KR100515054B1 (ko) 씨모스 반도체 소자 및 그 형성방법
JPS63302562A (ja) Mos型半導体装置の製造方法
KR0161884B1 (ko) 반도체 소자의 제조방법
KR100333356B1 (ko) 반도체장치의 제조방법
KR100243282B1 (ko) 반도체소자의제조방법
KR100255995B1 (ko) 상보형 엠오에스 전계효과 트랜지스터의 제조방법
JP2008539592A (ja) ブロッキング特性の異なるゲート絶縁膜を備えた半導体デバイス
KR20020055886A (ko) 반도체 소자의 트랜지스터 제조 방법
KR20050108197A (ko) 엔모스 트랜지스터 형성방법
KR19990057380A (ko) 모스 전계효과 트랜지스터의 제조방법

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 20030527

PG1501 Laying open of application
PC1203 Withdrawal of no request for examination
WITN Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid