KR19980086488A - 콘택트홀 형성 방법 및 다층 배선 구조물 - Google Patents

콘택트홀 형성 방법 및 다층 배선 구조물 Download PDF

Info

Publication number
KR19980086488A
KR19980086488A KR1019980002752A KR19980002752A KR19980086488A KR 19980086488 A KR19980086488 A KR 19980086488A KR 1019980002752 A KR1019980002752 A KR 1019980002752A KR 19980002752 A KR19980002752 A KR 19980002752A KR 19980086488 A KR19980086488 A KR 19980086488A
Authority
KR
South Korea
Prior art keywords
conductive film
contact hole
electrode wiring
forming
insulating film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
KR1019980002752A
Other languages
English (en)
Korean (ko)
Inventor
쇼이치 타카나베
마사시 우라
노부히로 나카무라
오사무 이토흐
유키오 엔도흐
Original Assignee
기타오카 다카시
미쓰비시 덴키(주)
히로 산쥬
아드반스트 디스플레이(주)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 기타오카 다카시, 미쓰비시 덴키(주), 히로 산쥬, 아드반스트 디스플레이(주) filed Critical 기타오카 다카시
Publication of KR19980086488A publication Critical patent/KR19980086488A/ko
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76886Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
    • H01L21/76888By rendering at least a portion of the conductor non conductive, e.g. oxidation
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0312Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes
    • H10D30/0316Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] characterised by the gate electrodes of lateral bottom-gate TFTs comprising only a single gate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Liquid Crystal (AREA)
  • Thin Film Transistor (AREA)
KR1019980002752A 1997-05-28 1998-02-02 콘택트홀 형성 방법 및 다층 배선 구조물 Ceased KR19980086488A (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP13821397A JP4663038B2 (ja) 1997-05-28 1997-05-28 コンタクトホールの形成方法
JP97-138213 1997-05-28

Publications (1)

Publication Number Publication Date
KR19980086488A true KR19980086488A (ko) 1998-12-05

Family

ID=15216734

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019980002752A Ceased KR19980086488A (ko) 1997-05-28 1998-02-02 콘택트홀 형성 방법 및 다층 배선 구조물

Country Status (4)

Country Link
US (1) US5963826A (enExample)
JP (1) JP4663038B2 (enExample)
KR (1) KR19980086488A (enExample)
TW (1) TW387095B (enExample)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6008540A (en) * 1997-05-28 1999-12-28 Texas Instruments Incorporated Integrated circuit dielectric and method
JPH1145779A (ja) * 1997-07-25 1999-02-16 Tdk Corp 有機el素子の製造方法および装置
US7067861B1 (en) * 1998-11-25 2006-06-27 Micron Technology, Inc. Device and method for protecting against oxidation of a conductive layer in said device
US6303972B1 (en) * 1998-11-25 2001-10-16 Micron Technology, Inc. Device including a conductive layer protected against oxidation
US6492242B1 (en) * 2000-07-03 2002-12-10 Chartered Semiconductor Manufacturing Ltd. Method of forming of high K metallic dielectric layer
KR100556346B1 (ko) * 2001-12-28 2006-03-03 엘지.필립스 엘시디 주식회사 금속 배선 형성방법
KR100518228B1 (ko) * 2003-05-21 2005-10-04 주식회사 하이닉스반도체 반도체 소자의 제조방법
CN100362413C (zh) * 2004-09-29 2008-01-16 财团法人工业技术研究院 一种制作电子装置的方法
JP4604743B2 (ja) * 2005-02-01 2011-01-05 セイコーエプソン株式会社 機能性基板の製造方法、機能性基板、微細パターンの形成方法、導電膜配線、電子光学装置および電子機器
TWI310026B (en) * 2006-07-31 2009-05-21 Ether Precision Inc The molding die of molding glasses and its recycling method
JP5303994B2 (ja) * 2008-03-31 2013-10-02 東亞合成株式会社 エッチング方法、及び、導電性高分子を有する基板
JP2012033689A (ja) * 2010-07-30 2012-02-16 Sumitomo Electric Device Innovations Inc 半導体装置の製造方法
JP2012033688A (ja) * 2010-07-30 2012-02-16 Sumitomo Electric Ind Ltd 半導体装置の製造方法
WO2018230377A1 (ja) * 2017-06-14 2018-12-20 東京エレクトロン株式会社 基板処理方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3851161A (en) * 1973-05-07 1974-11-26 Burroughs Corp Continuity network testing and fault isolating
JPH01152648A (ja) * 1987-12-09 1989-06-15 Matsushita Electron Corp 半導体装置
US5236551A (en) * 1990-05-10 1993-08-17 Microelectronics And Computer Technology Corporation Rework of polymeric dielectric electrical interconnect by laser photoablation
JPH04253342A (ja) * 1991-01-29 1992-09-09 Oki Electric Ind Co Ltd 薄膜トランジスタアレイ基板
US5427962A (en) * 1991-11-15 1995-06-27 Casio Computer Co., Ltd. Method of making a thin film transistor
US5485019A (en) * 1992-02-05 1996-01-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for forming the same
KR960012259B1 (ko) * 1993-03-13 1996-09-18 삼성전자 주식회사 반도체 장치의 제조방법
US5472913A (en) * 1994-08-05 1995-12-05 Texas Instruments Incorporated Method of fabricating porous dielectric material with a passivation layer for electronics applications
JPH0936407A (ja) * 1995-07-24 1997-02-07 Sanyo Electric Co Ltd 太陽電池
JPH10239709A (ja) * 1997-03-03 1998-09-11 Hitachi Ltd 液晶表示装置およびその製造方法

Also Published As

Publication number Publication date
TW387095B (en) 2000-04-11
JP4663038B2 (ja) 2011-03-30
US5963826A (en) 1999-10-05
JPH10335452A (ja) 1998-12-18

Similar Documents

Publication Publication Date Title
KR100375435B1 (ko) 박막트랜지스터의제조방법및이것을이용한액정표시장치
KR19980086488A (ko) 콘택트홀 형성 방법 및 다층 배선 구조물
US8017460B2 (en) Method of manufacturing flat panel display
JPH08228011A (ja) 半導体装置およびその製造方法
CN108198825A (zh) 一种阵列基板及其制备方法、显示面板
CN107799466B (zh) Tft基板及其制作方法
US20210225903A1 (en) Etching method, manufacturing method of thin film transistor, process device and display device
KR100375898B1 (ko) 2단계 웨트 에칭 공정에 의해 도전성 패턴층을 제조하는방법
JP3288615B2 (ja) 薄膜トランジスタの製造方法
CN100433338C (zh) 一种薄膜晶体管器件阵列基板结构及其制造方法
CN109742089B (zh) 显示基板、显示装置和显示基板的制造方法
CN109728003B (zh) 显示基板、显示装置和显示基板的制造方法
CN107359205A (zh) 薄膜晶体管及制备方法、阵列基板及制备方法、显示面板
WO2018000947A1 (zh) 薄膜晶体管及其制作方法、阵列基板和显示面板
CN108198819B (zh) 一种阵列基板及其制备方法
JPH05190508A (ja) 薄膜のエッチング方法および積層薄膜のエッチング方法
JP4747157B2 (ja) コンタクトホールの形成方法
JPH11345874A (ja) 半導体装置の製造方法
JPH11233780A (ja) 半導体素子の製造方法と液晶表示パネル
KR100351220B1 (ko) 액티브매트릭스기판의접촉홀형성방법
JP2009267296A (ja) 金属配線の製造方法、tftの製造方法、及びそれを用いて製造されたtft
KR100372305B1 (ko) 액정표시장치의박막트랜지스터기판및그제조방법
JPH1145879A (ja) アクティブマトリクス基板、該基板のコンタクトホール形成方法および該基板を用いた液晶表示装置
JP2921503B2 (ja) 電気的コンタクトの製造方法
JPH0951103A (ja) 薄膜トランジスタおよびその製造方法

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19980202

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19980202

Comment text: Request for Examination of Application

PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20000831

Patent event code: PE09021S01D

AMND Amendment
E601 Decision to refuse application
PE0601 Decision on rejection of patent

Patent event date: 20011130

Comment text: Decision to Refuse Application

Patent event code: PE06012S01D

Patent event date: 20000831

Comment text: Notification of reason for refusal

Patent event code: PE06011S01I

J201 Request for trial against refusal decision
PJ0201 Trial against decision of rejection

Patent event date: 20020228

Comment text: Request for Trial against Decision on Refusal

Patent event code: PJ02012R01D

Patent event date: 20011130

Comment text: Decision to Refuse Application

Patent event code: PJ02011S01I

Appeal kind category: Appeal against decision to decline refusal

Decision date: 20030929

Appeal identifier: 2002101000622

Request date: 20020228

AMND Amendment
PB0901 Examination by re-examination before a trial

Comment text: Amendment to Specification, etc.

Patent event date: 20020330

Patent event code: PB09011R02I

Comment text: Request for Trial against Decision on Refusal

Patent event date: 20020228

Patent event code: PB09011R01I

Comment text: Amendment to Specification, etc.

Patent event date: 20010131

Patent event code: PB09011R02I

B601 Maintenance of original decision after re-examination before a trial
PB0601 Maintenance of original decision after re-examination before a trial
J301 Trial decision

Free format text: TRIAL DECISION FOR APPEAL AGAINST DECISION TO DECLINE REFUSAL REQUESTED 20020228

Effective date: 20030929

PJ1301 Trial decision

Patent event code: PJ13011S01D

Patent event date: 20031001

Comment text: Trial Decision on Objection to Decision on Refusal

Appeal kind category: Appeal against decision to decline refusal

Request date: 20020228

Decision date: 20030929

Appeal identifier: 2002101000622