KR102442373B1 - 배치 장치 및 배치 방법 - Google Patents
배치 장치 및 배치 방법 Download PDFInfo
- Publication number
- KR102442373B1 KR102442373B1 KR1020217020042A KR20217020042A KR102442373B1 KR 102442373 B1 KR102442373 B1 KR 102442373B1 KR 1020217020042 A KR1020217020042 A KR 1020217020042A KR 20217020042 A KR20217020042 A KR 20217020042A KR 102442373 B1 KR102442373 B1 KR 102442373B1
- Authority
- KR
- South Korea
- Prior art keywords
- dies
- substrate
- wafer
- map data
- arrangement
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70425—Imaging strategies, e.g. for increasing throughput or resolution, printing product fields larger than the image field or compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching or double patterning
- G03F7/70433—Layout for increasing efficiency or for compensating imaging errors, e.g. layout of exposure fields for reducing focus errors; Use of mask features for increasing efficiency or for compensating imaging errors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/0198—Manufacture or treatment batch processes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/06—Apparatus for monitoring, sorting, marking, testing or measuring
- H10P72/0606—Position monitoring, e.g. misposition detection or presence detection
-
- H01L24/97—
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70425—Imaging strategies, e.g. for increasing throughput or resolution, printing product fields larger than the image field or compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching or double patterning
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70691—Handling of masks or workpieces
-
- H01L21/60—
-
- H01L21/68—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/50—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for positioning, orientation or alignment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/50—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for positioning, orientation or alignment
- H10P72/53—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for positioning, orientation or alignment using optical controlling means
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
-
- H01L2224/97—
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Supplying Of Containers To The Packaging Station (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
- Die Bonding (AREA)
- Forklifts And Lifting Vehicles (AREA)
- Auxiliary Devices For And Details Of Packaging Control (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2020/031466 WO2022038745A1 (ja) | 2020-08-20 | 2020-08-20 | 配置装置及び配置方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20220023747A KR20220023747A (ko) | 2022-03-02 |
| KR102442373B1 true KR102442373B1 (ko) | 2022-09-14 |
Family
ID=80323567
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020217020042A Active KR102442373B1 (ko) | 2020-08-20 | 2020-08-20 | 배치 장치 및 배치 방법 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US12112962B2 (https=) |
| JP (1) | JP7133254B2 (https=) |
| KR (1) | KR102442373B1 (https=) |
| CN (1) | CN114402424B (https=) |
| TW (1) | TWI782664B (https=) |
| WO (1) | WO2022038745A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN120972470B (zh) * | 2025-10-22 | 2026-01-30 | 北京中科彼岸集成电路科技有限公司 | 多芯片高密度连接的光刻技术实现方法 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008507844A (ja) | 2004-07-21 | 2008-03-13 | インテル・コーポレーション | 複数の電子アセンブリの製造方法 |
| WO2012133760A1 (ja) | 2011-03-30 | 2012-10-04 | ボンドテック株式会社 | 電子部品実装方法、電子部品実装システムおよび基板 |
| WO2014046052A1 (ja) | 2012-09-23 | 2014-03-27 | 国立大学法人東北大学 | チップ支持基板、チップ支持方法、三次元集積回路、アセンブリ装置及び三次元集積回路の製造方法 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4720469B2 (ja) | 2005-12-08 | 2011-07-13 | 株式会社ニコン | 貼り合わせ半導体装置製造用の露光方法 |
| US7808613B2 (en) * | 2006-08-03 | 2010-10-05 | Asml Netherlands B.V. | Individual wafer history storage for overlay corrections |
| KR100793271B1 (ko) * | 2006-12-22 | 2008-01-10 | 세크론 주식회사 | 프로빙 검사장치용 맵 데이터 작성 방법, 및 이를 이용한반도체 칩 검사 방법 |
| EP2539773B1 (en) * | 2010-02-26 | 2014-04-16 | Micronic Mydata AB | Method and apparatus for performing pattern alignment |
| CN102263039B (zh) * | 2010-05-24 | 2013-08-14 | 日月光半导体制造股份有限公司 | 晶粒总成的制造方法 |
| JP2014060249A (ja) * | 2012-09-18 | 2014-04-03 | Hitachi High-Tech Instruments Co Ltd | ダイボンダ、および、ダイの位置認識方法 |
| TWI567859B (zh) * | 2014-02-10 | 2017-01-21 | 新川股份有限公司 | 安裝裝置及其偏移量修正方法 |
| JP6329665B2 (ja) * | 2017-04-03 | 2018-05-23 | ファスフォードテクノロジ株式会社 | ダイボンダ及びボンディング方法 |
| TWI744849B (zh) * | 2019-04-15 | 2021-11-01 | 日商新川股份有限公司 | 接合裝置以及接合頭的移動量補正方法 |
| JP7575937B2 (ja) * | 2020-12-21 | 2024-10-30 | ファスフォードテクノロジ株式会社 | ダイボンディング装置および半導体装置の製造方法 |
-
2020
- 2020-08-20 KR KR1020217020042A patent/KR102442373B1/ko active Active
- 2020-08-20 CN CN202080015443.1A patent/CN114402424B/zh active Active
- 2020-08-20 WO PCT/JP2020/031466 patent/WO2022038745A1/ja not_active Ceased
- 2020-08-20 JP JP2021525257A patent/JP7133254B2/ja active Active
- 2020-08-20 US US17/599,535 patent/US12112962B2/en active Active
-
2021
- 2021-08-16 TW TW110130055A patent/TWI782664B/zh active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008507844A (ja) | 2004-07-21 | 2008-03-13 | インテル・コーポレーション | 複数の電子アセンブリの製造方法 |
| WO2012133760A1 (ja) | 2011-03-30 | 2012-10-04 | ボンドテック株式会社 | 電子部品実装方法、電子部品実装システムおよび基板 |
| WO2014046052A1 (ja) | 2012-09-23 | 2014-03-27 | 国立大学法人東北大学 | チップ支持基板、チップ支持方法、三次元集積回路、アセンブリ装置及び三次元集積回路の製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114402424A (zh) | 2022-04-26 |
| CN114402424B (zh) | 2025-09-12 |
| WO2022038745A1 (ja) | 2022-02-24 |
| US12112962B2 (en) | 2024-10-08 |
| KR20220023747A (ko) | 2022-03-02 |
| TW202209541A (zh) | 2022-03-01 |
| JP7133254B2 (ja) | 2022-09-08 |
| TWI782664B (zh) | 2022-11-01 |
| JPWO2022038745A1 (https=) | 2022-02-24 |
| US20220319885A1 (en) | 2022-10-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI698952B (zh) | 電子部件的實裝裝置與實裝方法,及封裝部件的製造方法 | |
| KR102196105B1 (ko) | 전자 부품의 실장 장치와 실장 방법, 및 패키지 부품의 제조 방법 | |
| US7356918B2 (en) | Component mounting method | |
| KR102771049B1 (ko) | 다이 부착 시스템, 및 이러한 시스템을 이용한 통합 정확도 검증 및 캘리브레이션을 위한 방법 | |
| US4479298A (en) | Alignment apparatus and method for mounting LSI and VLSI packages to a printed circuit board | |
| KR102442373B1 (ko) | 배치 장치 및 배치 방법 | |
| KR100674440B1 (ko) | 프로브 카드 제조 방법 및 장치 | |
| KR102417464B1 (ko) | 전자 부품의 실장 장치 | |
| JP5362404B2 (ja) | 半導体集積回路装置の製造方法 | |
| US6954272B2 (en) | Apparatus and method for die placement using transparent plate with fiducials | |
| KR102415798B1 (ko) | 다이 본딩 장치 및 반도체 장치의 제조 방법 | |
| KR102914563B1 (ko) | 다이 본딩 설비 및 다이 본딩 설비의 구동 편차 보정 방법 | |
| JP7765155B2 (ja) | 接合装置、及び接合方法 | |
| KR102896091B1 (ko) | 프로브 본딩장치 및 이를 이용한 프로브 본딩방법 | |
| US20250079397A1 (en) | Bonding method, bonding apparatus and article manufacturing method | |
| JP2026043814A (ja) | 基板表面高さ予測装置および実装装置ならびに基板表面高さ予測方法および実装方法 | |
| JPH11163059A (ja) | 集積回路用半導体薄板検査装置およびその検査方法 | |
| KR20230138423A (ko) | 전자 부품의 실장 장치 및 실장 방법 | |
| JP5647312B2 (ja) | 半導体集積回路装置の製造方法 | |
| JP2008117968A (ja) | プローバ | |
| JPH02278166A (ja) | 半導体検査装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0105 | International application |
St.27 status event code: A-0-1-A10-A15-nap-PA0105 |
|
| PA0201 | Request for examination |
St.27 status event code: A-1-2-D10-D11-exm-PA0201 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-2-2-P10-P22-nap-X000 |
|
| PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
St.27 status event code: A-1-2-D10-D22-exm-PE0701 |
|
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
St.27 status event code: A-2-4-F10-F11-exm-PR0701 |
|
| PR1002 | Payment of registration fee |
St.27 status event code: A-2-2-U10-U12-oth-PR1002 Fee payment year number: 1 |
|
| PG1601 | Publication of registration |
St.27 status event code: A-4-4-Q10-Q13-nap-PG1601 |
|
| PN2301 | Change of applicant |
St.27 status event code: A-5-5-R10-R11-asn-PN2301 |
|
| R11 | Change to the name of applicant or owner or transfer of ownership requested |
Free format text: ST27 STATUS EVENT CODE: A-5-5-R10-R11-ASN-PN2301 (AS PROVIDED BY THE NATIONAL OFFICE) |
|
| PN2301 | Change of applicant |
St.27 status event code: A-5-5-R10-R14-asn-PN2301 |
|
| R14 | Transfer of ownership recorded |
Free format text: ST27 STATUS EVENT CODE: A-5-5-R10-R14-ASN-PN2301 (AS PROVIDED BY THE NATIONAL OFFICE) |
|
| P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |