KR101875677B1 - 고밀도 사이리스터 ram 소자 및 방법 - Google Patents
고밀도 사이리스터 ram 소자 및 방법 Download PDFInfo
- Publication number
- KR101875677B1 KR101875677B1 KR1020137004069A KR20137004069A KR101875677B1 KR 101875677 B1 KR101875677 B1 KR 101875677B1 KR 1020137004069 A KR1020137004069 A KR 1020137004069A KR 20137004069 A KR20137004069 A KR 20137004069A KR 101875677 B1 KR101875677 B1 KR 101875677B1
- Authority
- KR
- South Korea
- Prior art keywords
- type
- doped semiconductor
- type doped
- base
- memory cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D18/00—Thyristors
Landscapes
- Semiconductor Memories (AREA)
- Thyristors (AREA)
- Non-Volatile Memory (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/838,803 | 2010-07-19 | ||
| US12/838,803 US8455919B2 (en) | 2010-07-19 | 2010-07-19 | High density thyristor random access memory device and method |
| PCT/US2011/044546 WO2012012435A2 (en) | 2010-07-19 | 2011-07-19 | High density thyristor random access memory device and method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20130094801A KR20130094801A (ko) | 2013-08-26 |
| KR101875677B1 true KR101875677B1 (ko) | 2018-08-02 |
Family
ID=45466254
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020137004069A Active KR101875677B1 (ko) | 2010-07-19 | 2011-07-19 | 고밀도 사이리스터 ram 소자 및 방법 |
Country Status (6)
| Country | Link |
|---|---|
| US (2) | US8455919B2 (enExample) |
| JP (1) | JP5686896B2 (enExample) |
| KR (1) | KR101875677B1 (enExample) |
| CN (1) | CN103098212B (enExample) |
| TW (1) | TWI481015B (enExample) |
| WO (1) | WO2012012435A2 (enExample) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8455919B2 (en) | 2010-07-19 | 2013-06-04 | Micron Technology, Inc. | High density thyristor random access memory device and method |
| US8739010B2 (en) * | 2010-11-19 | 2014-05-27 | Altera Corporation | Memory array with redundant bits and memory element voting circuits |
| US9510564B2 (en) * | 2012-05-22 | 2016-12-06 | Doskocil Manufacturing Company, Inc. | Treat dispenser |
| CN105008754B (zh) * | 2013-03-04 | 2017-03-22 | 新日铁住金株式会社 | 冲击吸收部件 |
| US20160144601A1 (en) * | 2013-07-09 | 2016-05-26 | United Technologies Corporation | Reinforced plated polymers |
| TWI572018B (zh) * | 2015-10-28 | 2017-02-21 | 旺宏電子股份有限公司 | 記憶體元件及其製作方法 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070012945A1 (en) | 2005-07-15 | 2007-01-18 | Sony Corporation | Semiconductor device and method for manufacturing semiconductor device |
| US20090219426A1 (en) * | 2008-03-03 | 2009-09-03 | Micron Technology, Inc. | Embedded cache memory in image sensors |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7052941B2 (en) * | 2003-06-24 | 2006-05-30 | Sang-Yun Lee | Method for making a three-dimensional integrated circuit structure |
| JP2002216482A (ja) * | 2000-11-17 | 2002-08-02 | Toshiba Corp | 半導体メモリ集積回路 |
| US6906354B2 (en) | 2001-06-13 | 2005-06-14 | International Business Machines Corporation | T-RAM cell having a buried vertical thyristor and a pseudo-TFT transfer gate and method for fabricating the same |
| JP2003030980A (ja) * | 2001-07-13 | 2003-01-31 | Toshiba Corp | 半導体記憶装置 |
| US6686612B1 (en) | 2002-10-01 | 2004-02-03 | T-Ram, Inc. | Thyristor-based device adapted to inhibit parasitic current |
| US6953953B1 (en) * | 2002-10-01 | 2005-10-11 | T-Ram, Inc. | Deep trench isolation for thyristor-based semiconductor device |
| US6980457B1 (en) | 2002-11-06 | 2005-12-27 | T-Ram, Inc. | Thyristor-based device having a reduced-resistance contact to a buried emitter region |
| US7195959B1 (en) * | 2004-10-04 | 2007-03-27 | T-Ram Semiconductor, Inc. | Thyristor-based semiconductor device and method of fabrication |
| US7081378B2 (en) | 2004-01-05 | 2006-07-25 | Chartered Semiconductor Manufacturing Ltd. | Horizontal TRAM and method for the fabrication thereof |
| US7224002B2 (en) * | 2004-05-06 | 2007-05-29 | Micron Technology, Inc. | Silicon on insulator read-write non-volatile memory comprising lateral thyristor and trapping layer |
| JP2007067133A (ja) * | 2005-08-31 | 2007-03-15 | Sony Corp | 半導体装置 |
| US7655973B2 (en) * | 2005-10-31 | 2010-02-02 | Micron Technology, Inc. | Recessed channel negative differential resistance-based memory cell |
| US20090179262A1 (en) | 2008-01-16 | 2009-07-16 | Qimonda Ag | Floating Body Memory Cell with a Non-Overlapping Gate Electrode |
| US8455919B2 (en) | 2010-07-19 | 2013-06-04 | Micron Technology, Inc. | High density thyristor random access memory device and method |
-
2010
- 2010-07-19 US US12/838,803 patent/US8455919B2/en active Active
-
2011
- 2011-07-18 TW TW100125334A patent/TWI481015B/zh active
- 2011-07-19 WO PCT/US2011/044546 patent/WO2012012435A2/en not_active Ceased
- 2011-07-19 KR KR1020137004069A patent/KR101875677B1/ko active Active
- 2011-07-19 JP JP2013520812A patent/JP5686896B2/ja active Active
- 2011-07-19 CN CN201180042303.4A patent/CN103098212B/zh active Active
-
2012
- 2012-09-15 US US13/621,002 patent/US8754443B2/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070012945A1 (en) | 2005-07-15 | 2007-01-18 | Sony Corporation | Semiconductor device and method for manufacturing semiconductor device |
| JP2007049113A (ja) | 2005-07-15 | 2007-02-22 | Sony Corp | 半導体装置および半導体装置の製造方法 |
| US20090219426A1 (en) * | 2008-03-03 | 2009-09-03 | Micron Technology, Inc. | Embedded cache memory in image sensors |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2012012435A3 (en) | 2012-04-19 |
| CN103098212B (zh) | 2014-08-06 |
| US8754443B2 (en) | 2014-06-17 |
| CN103098212A (zh) | 2013-05-08 |
| WO2012012435A2 (en) | 2012-01-26 |
| TW201214679A (en) | 2012-04-01 |
| US20120012892A1 (en) | 2012-01-19 |
| US8455919B2 (en) | 2013-06-04 |
| JP5686896B2 (ja) | 2015-03-18 |
| JP2013536572A (ja) | 2013-09-19 |
| TWI481015B (zh) | 2015-04-11 |
| US20130009208A1 (en) | 2013-01-10 |
| KR20130094801A (ko) | 2013-08-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11289490B2 (en) | Vertical 1T-1C DRAM array | |
| US9209265B2 (en) | ESD devices comprising semiconductor fins | |
| KR101875677B1 (ko) | 고밀도 사이리스터 ram 소자 및 방법 | |
| US11251227B2 (en) | Fully self-aligned cross grid vertical memory array | |
| US20120153437A1 (en) | Esd protection structure for 3d ic | |
| US12046567B2 (en) | Electrostatic discharge circuit and method of forming the same | |
| US9947659B2 (en) | Fin field-effect transistor gated diode | |
| US20090072315A1 (en) | Semiconductor Manufacturing Process Charge Protection Circuits | |
| US9960251B2 (en) | ESD protection structure and method of fabrication thereof | |
| US12328946B2 (en) | ESD protection decoupled from diffusion | |
| CN103339630B (zh) | 具有非对称结构的绝缘体上半导体器件 | |
| US9453977B2 (en) | Assembly of integrated circuit chips having an overvoltage protection component | |
| CN106486473B (zh) | 静电放电保护结构及其形成方法 | |
| CN103247694A (zh) | 一种沟槽肖特基半导体装置及其制备方法 | |
| EP4203033A1 (en) | Electrostatic discharge (esd) circuit with diodes in metal layers of a substrate | |
| US11837600B2 (en) | Electrostatic discharge protection apparatus and its operating method | |
| US6392276B1 (en) | Device for protecting an SOI structure | |
| CN108346652B (zh) | 一种静电放电防护器件 | |
| US20230027045A1 (en) | Bi-directional bi-polar device for esd protection | |
| CN103378084B (zh) | 存储装置 | |
| CN118073409A (zh) | 半导体结构及其形成方法 | |
| CN222980505U (zh) | 半导体结构 | |
| KR20230036029A (ko) | 정전기 방전 소자 및 이를 포함하는 디스플레이 구동 칩 | |
| CN117790505A (zh) | 半导体结构及半导体结构的形成方法 | |
| KR20240140844A (ko) | 반도체 다이오드 구조물 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0105 | International application |
St.27 status event code: A-0-1-A10-A15-nap-PA0105 |
|
| PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
| A201 | Request for examination | ||
| PA0201 | Request for examination |
St.27 status event code: A-1-2-D10-D11-exm-PA0201 |
|
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
St.27 status event code: A-1-2-D10-D21-exm-PE0902 |
|
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
St.27 status event code: A-1-2-D10-D22-exm-PE0701 |
|
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
St.27 status event code: A-2-4-F10-F11-exm-PR0701 |
|
| PR1002 | Payment of registration fee |
St.27 status event code: A-2-2-U10-U12-oth-PR1002 Fee payment year number: 1 |
|
| PG1601 | Publication of registration |
St.27 status event code: A-4-4-Q10-Q13-nap-PG1601 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 4 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 5 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 6 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 7 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |