KR100899951B1 - 캐시 메모리 버스트 싸이클 동안 버스 중재를 제어하는시스템 및 방법 - Google Patents

캐시 메모리 버스트 싸이클 동안 버스 중재를 제어하는시스템 및 방법 Download PDF

Info

Publication number
KR100899951B1
KR100899951B1 KR1020037016810A KR20037016810A KR100899951B1 KR 100899951 B1 KR100899951 B1 KR 100899951B1 KR 1020037016810 A KR1020037016810 A KR 1020037016810A KR 20037016810 A KR20037016810 A KR 20037016810A KR 100899951 B1 KR100899951 B1 KR 100899951B1
Authority
KR
South Korea
Prior art keywords
bus
burst
communication bus
control
information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
KR1020037016810A
Other languages
English (en)
Korean (ko)
Other versions
KR20040012964A (ko
Inventor
모이어윌리엄씨
Original Assignee
프리스케일 세미컨덕터, 인크.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 프리스케일 세미컨덕터, 인크. filed Critical 프리스케일 세미컨덕터, 인크.
Publication of KR20040012964A publication Critical patent/KR20040012964A/ko
Application granted granted Critical
Publication of KR100899951B1 publication Critical patent/KR100899951B1/ko
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/30—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal with priority control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
KR1020037016810A 2001-06-23 2002-05-15 캐시 메모리 버스트 싸이클 동안 버스 중재를 제어하는시스템 및 방법 Expired - Lifetime KR100899951B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/888,278 2001-06-23
US09/888,278 US6775727B2 (en) 2001-06-23 2001-06-23 System and method for controlling bus arbitration during cache memory burst cycles
PCT/US2002/018358 WO2003001388A1 (en) 2001-06-23 2002-05-15 System and method for controlling bus arbitration during cache memory burst cycles

Publications (2)

Publication Number Publication Date
KR20040012964A KR20040012964A (ko) 2004-02-11
KR100899951B1 true KR100899951B1 (ko) 2009-05-28

Family

ID=25392904

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020037016810A Expired - Lifetime KR100899951B1 (ko) 2001-06-23 2002-05-15 캐시 메모리 버스트 싸이클 동안 버스 중재를 제어하는시스템 및 방법

Country Status (8)

Country Link
US (1) US6775727B2 (enExample)
JP (1) JP4139771B2 (enExample)
KR (1) KR100899951B1 (enExample)
CN (1) CN1230758C (enExample)
DE (1) DE10296959T5 (enExample)
GB (1) GB2390200B (enExample)
TW (1) TWI221968B (enExample)
WO (1) WO2003001388A1 (enExample)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7107365B1 (en) * 2002-06-25 2006-09-12 Cypress Semiconductor Corp. Early detection and grant, an arbitration scheme for single transfers on AMBA advanced high-performance bus
JP2004062319A (ja) * 2002-07-25 2004-02-26 Renesas Technology Corp データ処理装置
DE10300342A1 (de) 2003-01-09 2004-07-22 Wilhelm Karmann Gmbh Cabriolet-Fahrzeug
US6971033B2 (en) * 2003-01-10 2005-11-29 Broadcom Corporation Method and apparatus for improving bus master performance
CN1296844C (zh) * 2003-06-20 2007-01-24 上海奇码数字信息有限公司 数据传送方法和数据传送系统
GB0317699D0 (en) * 2003-07-29 2003-09-03 Ibm A copy engine and a method for data movement
US7013357B2 (en) * 2003-09-12 2006-03-14 Freescale Semiconductor, Inc. Arbiter having programmable arbitration points for undefined length burst accesses and method
US7334059B2 (en) * 2004-03-03 2008-02-19 Freescale Semiconductor, Inc. Multiple burst protocol device controller
DE602004019990D1 (de) * 2004-08-30 2009-04-23 Magima Digital Information Co Verfahren und system zum datentransfer
CN1307571C (zh) * 2004-11-26 2007-03-28 上海广电（集团）有限公司中央研究院 一种低速总线结构及其数据传输方法
US7617338B2 (en) * 2005-02-03 2009-11-10 International Business Machines Corporation Memory with combined line and word access
KR100633773B1 (ko) * 2005-07-01 2006-10-13 삼성전자주식회사 버스 시스템 및 버스 중재 방법
US8813052B2 (en) * 2005-12-07 2014-08-19 Microsoft Corporation Cache metadata for implementing bounded transactional memory
US8225297B2 (en) 2005-12-07 2012-07-17 Microsoft Corporation Cache metadata identifiers for isolation and sharing
US8001538B2 (en) 2005-12-07 2011-08-16 Microsoft Corporation Software accessible cache metadata
US7865897B2 (en) 2006-02-03 2011-01-04 Freescale Semiconductor, Inc. Selective transaction request processing at an interconnect during a lockout
US8898652B2 (en) * 2006-03-23 2014-11-25 Microsoft Corporation Cache metadata for accelerating software transactional memory
US8266387B2 (en) * 2007-06-27 2012-09-11 Microsoft Corporation Leveraging transactional memory hardware to accelerate virtualization emulation
US9043553B2 (en) * 2007-06-27 2015-05-26 Microsoft Technology Licensing, Llc Leveraging transactional memory hardware to accelerate virtualization and emulation
US8176253B2 (en) * 2007-06-27 2012-05-08 Microsoft Corporation Leveraging transactional memory hardware to accelerate virtualization and emulation
JP2009116702A (ja) * 2007-11-07 2009-05-28 Toshiba Corp 半導体集積回路
US8478920B2 (en) * 2010-06-24 2013-07-02 International Business Machines Corporation Controlling data stream interruptions on a shared interface
US20120089759A1 (en) * 2010-10-08 2012-04-12 Qualcomm Incorporated Arbitrating Stream Transactions Based on Information Related to the Stream Transaction(s)
CN102724389B (zh) * 2011-11-15 2017-06-13 新奥特（北京）视频技术有限公司 一种同平台非编系统间的监视器输出方法
FR2982961B1 (fr) * 2011-11-22 2014-09-05 Schneider Electric Usa Inc Arbitrage de dispositif de commande prioritaire
TWI506536B (zh) * 2013-01-10 2015-11-01 Accton Technology Corp 執行裝置及其堆疊方法與堆疊系統
CN103257942B (zh) * 2013-03-27 2015-12-02 青岛中星微电子有限公司 一种片上系统共享总线请求处理的方法及装置
US9606853B2 (en) * 2014-03-28 2017-03-28 Intel Corporation Protecting a memory device from becoming unusable
US10289596B2 (en) * 2016-06-07 2019-05-14 Macronix International Co., Ltd. Memory and method for operating a memory with interruptible command sequence
US10475492B1 (en) 2018-07-27 2019-11-12 Macronix International Co., Ltd. Circuit and method for read latency control

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4987529A (en) 1988-08-11 1991-01-22 Ast Research, Inc. Shared memory bus system for arbitrating access control among contending memory refresh circuits, peripheral controllers, and bus masters
KR920004993A (ko) * 1990-08-28 1992-03-28 한태희 버스 중재 로직을 가진 컴퓨터 시스템
JPH0830549A (ja) * 1994-07-18 1996-02-02 Fuji Xerox Co Ltd バス制御装置

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4710916A (en) * 1985-08-02 1987-12-01 Gte Laboratories Incorporated Switching apparatus for burst-switching communications system
DE3782335T2 (de) * 1987-04-22 1993-05-06 Ibm Speichersteuersystem.
US5388228A (en) 1987-09-30 1995-02-07 International Business Machines Corp. Computer system having dynamically programmable linear/fairness priority arbitration scheme
US5072365A (en) 1989-12-27 1991-12-10 Motorola, Inc. Direct memory access controller using prioritized interrupts for varying bus mastership
EP0559408B1 (en) 1992-03-04 1998-08-26 Motorola, Inc. A method and apparatus for performing bus arbitration using an arbiter in a data processing system
US5467295A (en) 1992-04-30 1995-11-14 Intel Corporation Bus arbitration with master unit controlling bus and locking a slave unit that can relinquish bus for other masters while maintaining lock on slave unit
US5535333A (en) * 1993-03-30 1996-07-09 International Business Machines Corporation Adapter for interleaving second data with first data already transferred between first device and second device without having to arbitrate for ownership of communications channel
US5889973A (en) 1995-03-31 1999-03-30 Motorola, Inc. Method and apparatus for selectively controlling interrupt latency in a data processing system
US5758105A (en) * 1995-12-04 1998-05-26 International Business Machines Corporation Method and apparatus for bus arbitration between isochronous and non-isochronous devices
US5822758A (en) * 1996-09-09 1998-10-13 International Business Machines Corporation Method and system for high performance dynamic and user programmable cache arbitration
US5894562A (en) 1996-10-28 1999-04-13 Motorola, Inc. Method and apparatus for controlling bus arbitration in a data processing system
US5944800A (en) * 1997-09-12 1999-08-31 Infineon Technologies Corporation Direct memory access unit having a definable plurality of transfer channels
US6088751A (en) * 1998-02-12 2000-07-11 Vlsi Technology, Inc. Highly configurable bus priority arbitration system
US6330646B1 (en) * 1999-01-08 2001-12-11 Intel Corporation Arbitration mechanism for a computer system having a unified memory architecture
US6687821B1 (en) * 2000-03-31 2004-02-03 Intel Corporation System for dynamically configuring system logic device coupled to the microprocessor to optimize application performance by reading from selection table located in non-volatile memory
US6513089B1 (en) * 2000-05-18 2003-01-28 International Business Machines Corporation Dual burst latency timers for overlapped read and write data transfers
US6772254B2 (en) * 2000-06-21 2004-08-03 International Business Machines Corporation Multi-master computer system with overlapped read and write operations and scalable address pipelining
US6671284B1 (en) * 2000-08-04 2003-12-30 Intellon Corporation Frame control for efficient media access
US6564304B1 (en) * 2000-09-01 2003-05-13 Ati Technologies Inc. Memory processing system and method for accessing memory including reordering memory requests to reduce mode switching

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4987529A (en) 1988-08-11 1991-01-22 Ast Research, Inc. Shared memory bus system for arbitrating access control among contending memory refresh circuits, peripheral controllers, and bus masters
KR920004993A (ko) * 1990-08-28 1992-03-28 한태희 버스 중재 로직을 가진 컴퓨터 시스템
JPH0830549A (ja) * 1994-07-18 1996-02-02 Fuji Xerox Co Ltd バス制御装置

Also Published As

Publication number Publication date
JP4139771B2 (ja) 2008-08-27
CN1507592A (zh) 2004-06-23
US6775727B2 (en) 2004-08-10
TWI221968B (en) 2004-10-11
GB2390200A (en) 2003-12-31
WO2003001388A1 (en) 2003-01-03
KR20040012964A (ko) 2004-02-11
US20020199052A1 (en) 2002-12-26
CN1230758C (zh) 2005-12-07
DE10296959T5 (de) 2004-08-05
GB0324805D0 (en) 2003-11-26
JP2004531830A (ja) 2004-10-14
GB2390200B (en) 2005-05-18

Similar Documents

Publication Publication Date Title
KR100899951B1 (ko) 캐시 메모리 버스트 싸이클 동안 버스 중재를 제어하는시스템 및 방법
US6738845B1 (en) Bus architecture and shared bus arbitration method for a communication device
US6330647B1 (en) Memory bandwidth allocation based on access count priority scheme
US6954821B2 (en) Crossbar switch that supports a multi-port slave device and method of operation
US7350004B2 (en) Resource management device
EP1226493B1 (en) Bus architecture and shared bus arbitration method for a communication processor
CN101263465B (zh) 用于总线仲裁的方法和系统
US7213084B2 (en) System and method for allocating memory allocation bandwidth by assigning fixed priority of access to DMA machines and programmable priority to processing unit
EP2946301A1 (en) Arbitrating memory accesses via a shared memory fabric
US7013357B2 (en) Arbiter having programmable arbitration points for undefined length burst accesses and method
JPH0773137A (ja) 多レベル・バス・アービトレーションのための方法、アダプタおよびシステム
US20050010706A1 (en) Dynamic bus arbitration method and bus arbiter
KR100708096B1 (ko) 버스 시스템 및 그 실행 순서 조정방법
JP2004199698A (ja) 複数の割込発生源から生じる割込要求の優先順位決定用割込制御装置ならびに割込制御方法
JP2007508607A (ja) 複数のプロセッサと１つのメモリシステムを有するシステムのためのメモリインタフェース
US5894562A (en) Method and apparatus for controlling bus arbitration in a data processing system
US7725633B2 (en) Arbitration device for arbitrating among a plurality of master devices, arbitration method, and video processing device including the arbitration device
JPH0728758A (ja) ダイナミックタイムループ調停及び装置
JP4652394B2 (ja) マルチバーストプロトコルデバイスコントローラ
US7080174B1 (en) System and method for managing input/output requests using a fairness throttle
JP2002312309A (ja) 調停回路及び調停方法
KR100757791B1 (ko) 공유 자원 중재 프로토콜 방법 및 중재기
JP2004062910A (ja) マルチコアプロセッサにセマフォを具現化し、共通資源へのアクセスを制御する方法
JP5058116B2 (ja) ストリーミングｉｄメソッドによるｄｍａｃ発行メカニズム
JP2000035954A (ja) マルチプロセッサおよびそのバス調停方法

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 20031223

Patent event code: PA01051R01D

Comment text: International Patent Application

PG1501 Laying open of application
N231 Notification of change of applicant
PN2301 Change of applicant

Patent event date: 20041015

Comment text: Notification of Change of Applicant

Patent event code: PN23011R01D

A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 20070515

Comment text: Request for Examination of Application

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 20081128

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20090429

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20090522

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20090525

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20120507

Start annual number: 4

End annual number: 4

FPAY Annual fee payment

Payment date: 20130507

Year of fee payment: 5

PR1001 Payment of annual fee

Payment date: 20130507

Start annual number: 5

End annual number: 5

FPAY Annual fee payment

Payment date: 20140613

Year of fee payment: 6

PR1001 Payment of annual fee

Payment date: 20140613

Start annual number: 6

End annual number: 6

FPAY Annual fee payment

Payment date: 20150416

Year of fee payment: 7

PR1001 Payment of annual fee

Payment date: 20150416

Start annual number: 7

End annual number: 7

FPAY Annual fee payment

Payment date: 20160419

Year of fee payment: 8

PR1001 Payment of annual fee

Payment date: 20160419

Start annual number: 8

End annual number: 8

FPAY Annual fee payment

Payment date: 20170420

Year of fee payment: 9

PR1001 Payment of annual fee

Payment date: 20170420

Start annual number: 9

End annual number: 9

FPAY Annual fee payment

Payment date: 20180417

Year of fee payment: 10

PR1001 Payment of annual fee

Payment date: 20180417

Start annual number: 10

End annual number: 10

FPAY Annual fee payment

Payment date: 20190417

Year of fee payment: 11

PR1001 Payment of annual fee

Payment date: 20190417

Start annual number: 11

End annual number: 11

PR1001 Payment of annual fee

Payment date: 20200417

Start annual number: 12

End annual number: 12

PC1801 Expiration of term

Termination date: 20221115

Termination category: Expiration of duration