KR100653337B1 - 집적 회로 트렌치 형상 및 그 제조 방법 - Google Patents

집적 회로 트렌치 형상 및 그 제조 방법 Download PDF

Info

Publication number
KR100653337B1
KR100653337B1 KR1020017001891A KR20017001891A KR100653337B1 KR 100653337 B1 KR100653337 B1 KR 100653337B1 KR 1020017001891 A KR1020017001891 A KR 1020017001891A KR 20017001891 A KR20017001891 A KR 20017001891A KR 100653337 B1 KR100653337 B1 KR 100653337B1
Authority
KR
South Korea
Prior art keywords
microcrystals
wafer
trench
solvent
microcrystalline
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020017001891A
Other languages
English (en)
Korean (ko)
Other versions
KR20010072473A (ko
Inventor
아베리 엔. 골드스타인
Original Assignee
아베리 엔. 골드스타인
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 아베리 엔. 골드스타인 filed Critical 아베리 엔. 골드스타인
Publication of KR20010072473A publication Critical patent/KR20010072473A/ko
Application granted granted Critical
Publication of KR100653337B1 publication Critical patent/KR100653337B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53209Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53228Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/288Deposition of conductive or insulating materials for electrodes conducting electric current from a liquid, e.g. electrolytic deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53209Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53228Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
    • H01L23/53238Additional layers associated with copper layers, e.g. adhesion, barrier, cladding layers
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y40/00Manufacture or treatment of nanostructures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
KR1020017001891A 1998-08-14 1999-08-13 집적 회로 트렌치 형상 및 그 제조 방법 Expired - Fee Related KR100653337B1 (ko)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US9661698P 1998-08-14 1998-08-14
US09/373,295 1999-08-12
US09/373,295 US6277740B1 (en) 1998-08-14 1999-08-12 Integrated circuit trenched features and method of producing same
US60/096,616 1999-08-12

Publications (2)

Publication Number Publication Date
KR20010072473A KR20010072473A (ko) 2001-07-31
KR100653337B1 true KR100653337B1 (ko) 2006-12-01

Family

ID=26791884

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020017001891A Expired - Fee Related KR100653337B1 (ko) 1998-08-14 1999-08-13 집적 회로 트렌치 형상 및 그 제조 방법

Country Status (5)

Country Link
US (3) US6277740B1 (enExample)
JP (1) JP2002522920A (enExample)
KR (1) KR100653337B1 (enExample)
AU (1) AU5560499A (enExample)
WO (1) WO2000010197A1 (enExample)

Families Citing this family (67)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1998036888A1 (en) 1997-02-24 1998-08-27 Superior Micropowders Llc Aerosol method and apparatus, particulate products, and electronic devices made therefrom
US6780765B2 (en) * 1998-08-14 2004-08-24 Avery N. Goldstein Integrated circuit trenched features and method of producing same
US6277740B1 (en) * 1998-08-14 2001-08-21 Avery N. Goldstein Integrated circuit trenched features and method of producing same
US6855202B2 (en) * 2001-11-30 2005-02-15 The Regents Of The University Of California Shaped nanocrystal particles and methods for making the same
US6517995B1 (en) * 1999-09-14 2003-02-11 Massachusetts Institute Of Technology Fabrication of finely featured devices by liquid embossing
KR100741040B1 (ko) * 1999-10-15 2007-07-20 가부시키가이샤 에바라 세이사꾸쇼 배선형성방법 및 장치
US6646302B2 (en) * 2000-11-21 2003-11-11 Cornell Research Foundation, Inc. Embedded metal nanocrystals
EP1223615A1 (en) 2001-01-10 2002-07-17 Eidgenössische Technische Hochschule Zürich A method for producing a structure using nanoparticles
US6645444B2 (en) 2001-06-29 2003-11-11 Nanospin Solutions Metal nanocrystals and synthesis thereof
US6819845B2 (en) 2001-08-02 2004-11-16 Ultradots, Inc. Optical devices with engineered nonlinear nanocomposite materials
US6710366B1 (en) 2001-08-02 2004-03-23 Ultradots, Inc. Nanocomposite materials with engineered properties
US7005669B1 (en) 2001-08-02 2006-02-28 Ultradots, Inc. Quantum dots, nanocomposite materials with quantum dots, devices with quantum dots, and related fabrication methods
US20030066998A1 (en) * 2001-08-02 2003-04-10 Lee Howard Wing Hoon Quantum dots of Group IV semiconductor materials
US6794265B2 (en) * 2001-08-02 2004-09-21 Ultradots, Inc. Methods of forming quantum dots of Group IV semiconductor materials
US6936181B2 (en) * 2001-10-11 2005-08-30 Kovio, Inc. Methods for patterning using liquid embossing
US7777303B2 (en) * 2002-03-19 2010-08-17 The Regents Of The University Of California Semiconductor-nanocrystal/conjugated polymer thin films
JP4411078B2 (ja) * 2001-10-24 2010-02-10 ザ リージェンツ オブ ザ ユニバーシティ オブ カリフォルニア 半導体液晶組成物及びその製造方法
US7147894B2 (en) * 2002-03-25 2006-12-12 The University Of North Carolina At Chapel Hill Method for assembling nano objects
US6957608B1 (en) 2002-08-02 2005-10-25 Kovio, Inc. Contact print methods
US7534488B2 (en) * 2003-09-10 2009-05-19 The Regents Of The University Of California Graded core/shell semiconductor nanorods and nanorod barcodes
US6887297B2 (en) * 2002-11-08 2005-05-03 Wayne State University Copper nanocrystals and methods of producing same
US6897151B2 (en) * 2002-11-08 2005-05-24 Wayne State University Methods of filling a feature on a substrate with copper nanocrystals
US20040180988A1 (en) * 2003-03-11 2004-09-16 Bernius Mark T. High dielectric constant composites
WO2004085305A2 (en) * 2003-03-21 2004-10-07 Wayne State University Metal oxide-containing nanoparticles
US7879696B2 (en) * 2003-07-08 2011-02-01 Kovio, Inc. Compositions and methods for forming a semiconducting and/or silicon-containing film, and structures formed therefrom
US7682970B2 (en) 2003-07-16 2010-03-23 The Regents Of The University Of California Maskless nanofabrication of electronic components
US20050014317A1 (en) * 2003-07-18 2005-01-20 Pyo Sung Gyu Method for forming inductor in semiconductor device
KR100523917B1 (ko) * 2003-07-18 2005-10-25 매그나칩 반도체 유한회사 반도체 소자의 인덕터 형성 방법
AU2004265938B2 (en) * 2003-08-04 2009-07-02 Nanosys, Inc. System and process for producing nanowire composites and electronic substrates therefrom
US7098505B1 (en) 2004-09-09 2006-08-29 Actel Corporation Memory device with multiple memory layers of local charge storage
US20060068025A1 (en) * 2004-09-29 2006-03-30 Eastman Kodak Company Silver microribbon composition and method of making
KR100671234B1 (ko) * 2004-10-07 2007-01-18 한국전자통신연구원 전송매체를 이용한 통신장치 및 그 방법
US20060189113A1 (en) 2005-01-14 2006-08-24 Cabot Corporation Metal nanoparticle compositions
WO2006076610A2 (en) * 2005-01-14 2006-07-20 Cabot Corporation Controlling ink migration during the formation of printable electronic features
US7824466B2 (en) 2005-01-14 2010-11-02 Cabot Corporation Production of metal nanoparticles
US20060163744A1 (en) * 2005-01-14 2006-07-27 Cabot Corporation Printable electrical conductors
US8383014B2 (en) 2010-06-15 2013-02-26 Cabot Corporation Metal nanoparticle compositions
US20060190917A1 (en) * 2005-01-14 2006-08-24 Cabot Corporation System and process for manufacturing application specific printable circuits (ASPC'S) and other custom electronic devices
WO2006076609A2 (en) 2005-01-14 2006-07-20 Cabot Corporation Printable electronic features on non-uniform substrate and processes for making same
US7533361B2 (en) 2005-01-14 2009-05-12 Cabot Corporation System and process for manufacturing custom electronics by combining traditional electronics with printable electronics
US8334464B2 (en) 2005-01-14 2012-12-18 Cabot Corporation Optimized multi-layer printing of electronics and displays
JP4247627B2 (ja) * 2005-02-10 2009-04-02 セイコーエプソン株式会社 光学素子の製造方法
US20060213957A1 (en) * 2005-03-26 2006-09-28 Addington Cary G Conductive trace formation via wicking action
US7902639B2 (en) * 2005-05-13 2011-03-08 Siluria Technologies, Inc. Printable electric circuits, electronic components and method of forming the same
US7695981B2 (en) * 2005-05-13 2010-04-13 Siluria Technologies, Inc. Seed layers, cap layers, and thin films and methods of making thereof
US7507618B2 (en) * 2005-06-27 2009-03-24 3M Innovative Properties Company Method for making electronic devices using metal oxide nanoparticles
EP1975121A4 (en) * 2005-11-29 2014-01-15 Sergei Nicolaevich Maximovsky METHOD FOR THE PRODUCTION OF CLUSTERS WITH NANOA DIMENSIONS AND THE CREATION OF REGULATED STRUCTURES THEREOF
US8404313B1 (en) 2006-03-22 2013-03-26 University Of South Florida Synthesis of nanocrystalline diamond fibers
US7625814B2 (en) * 2006-03-29 2009-12-01 Asm Nutool, Inc. Filling deep features with conductors in semiconductor manufacturing
US7485561B2 (en) * 2006-03-29 2009-02-03 Asm Nutool, Inc. Filling deep features with conductors in semiconductor manufacturing
US7718033B1 (en) * 2006-07-12 2010-05-18 The United States Of America As Represented By The United States Department Of Energy One-step method for the production of nanofluids
JP5207163B2 (ja) * 2007-03-30 2013-06-12 Nltテクノロジー株式会社 埋込配線の形成方法、表示装置用基板及び当該基板を有する表示装置
JP5502722B2 (ja) 2007-04-05 2014-05-28 エーブリー デニソン コーポレイション ラベルを物品に適用する方法
US20110198024A1 (en) * 2007-04-05 2011-08-18 Avery Dennison Corporation Systems and Processes for Applying Heat Transfer Labels
US8282754B2 (en) * 2007-04-05 2012-10-09 Avery Dennison Corporation Pressure sensitive shrink label
US8404160B2 (en) 2007-05-18 2013-03-26 Applied Nanotech Holdings, Inc. Metallic ink
US10231344B2 (en) 2007-05-18 2019-03-12 Applied Nanotech Holdings, Inc. Metallic ink
EP2003939A1 (en) * 2007-06-14 2008-12-17 Nederlandse Organisatie voor toegepast- natuurwetenschappelijk onderzoek TNO Method for preparing a pattern for a 3-dimensional electric circuit
US8506849B2 (en) * 2008-03-05 2013-08-13 Applied Nanotech Holdings, Inc. Additives and modifiers for solvent- and water-based metallic conductive inks
US9730333B2 (en) 2008-05-15 2017-08-08 Applied Nanotech Holdings, Inc. Photo-curing process for metallic inks
US8647979B2 (en) 2009-03-27 2014-02-11 Applied Nanotech Holdings, Inc. Buffer layer to enhance photo and/or laser sintering
US8422197B2 (en) 2009-07-15 2013-04-16 Applied Nanotech Holdings, Inc. Applying optical energy to nanoparticles to produce a specified nanostructure
US20110073835A1 (en) * 2009-09-29 2011-03-31 Xiaofan Ren Semiconductor nanocrystal film
EP2752366A1 (en) 2010-01-28 2014-07-09 Avery Dennison Corporation Label applicator belt system
US20130164457A1 (en) * 2011-12-27 2013-06-27 Rigaku Innovative Technologies, Inc. Method of manufacturing patterned x-ray optical elements
TW201419315A (zh) 2012-07-09 2014-05-16 Applied Nanotech Holdings Inc 微米尺寸銅粒子的光燒結法
DE102021204294A1 (de) * 2021-04-29 2022-11-03 Robert Bosch Gesellschaft mit beschränkter Haftung Verfahren und Vorrichtung zum Verfüllen einer Rückseitenkavität einer Halbleiteranordnung

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5670279A (en) * 1994-03-24 1997-09-23 Starfire Electronic Development & Marketing, Ltd. Lithography exposure mask derived from nanocrystal precursors and a method of manufacturing the same

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4466850A (en) 1980-12-29 1984-08-21 General Electric Company Method for fabricating a one-time electrically activated switch
JPS57207178A (en) * 1981-06-12 1982-12-18 Nec Home Electronics Ltd Partial plating method
US4613648A (en) 1984-03-29 1986-09-23 E. I. Du Pont De Nemours And Company Castable ceramic compositions
US4569876A (en) 1984-08-08 1986-02-11 Nec Corporation Multi-layered substrate having a fine wiring structure for LSI or VLSI circuits
US4655864A (en) 1985-03-25 1987-04-07 E. I. Du Pont De Nemours And Company Dielectric compositions and method of forming a multilayer interconnection using same
US4726991A (en) 1986-07-10 1988-02-23 Eos Technologies Inc. Electrical overstress protection material and process
US4923739A (en) 1987-07-30 1990-05-08 American Telephone And Telegraph Company Composite electrical interconnection medium comprising a conductive network, and article, assembly, and method
US5073518A (en) 1989-11-27 1991-12-17 Micron Technology, Inc. Process to mechanically and plastically deform solid ductile metal to fill contacts of conductive channels with ductile metal and process for dry polishing excess metal from a semiconductor wafer
US5453297A (en) * 1990-05-11 1995-09-26 Board Of Trustees Operating Michigan State University Process for producing finely divided metals deposited on oxidized metals
US5624741A (en) 1990-05-31 1997-04-29 E. I. Du Pont De Nemours And Company Interconnect structure having electrical conduction paths formable therein
US5151168A (en) 1990-09-24 1992-09-29 Micron Technology, Inc. Process for metallizing integrated circuits with electrolytically-deposited copper
JPH04134827A (ja) * 1990-09-27 1992-05-08 Toshiba Corp 半導体装置の製造方法
JP2539712B2 (ja) * 1991-09-19 1996-10-02 喜清 荻野 窒化物粉体
US5262357A (en) 1991-11-22 1993-11-16 The Regents Of The University Of California Low temperature thin films formed from nanocrystal precursors
US5294567A (en) * 1993-01-08 1994-03-15 E. I. Du Pont De Nemours And Company Method for forming via holes in multilayer circuits
US5324553A (en) * 1993-04-30 1994-06-28 Energy Conversion Devices, Inc. Method for the improved microwave deposition of thin films
JP3724592B2 (ja) 1993-07-26 2005-12-07 ハイニックス セミコンダクター アメリカ インコーポレイテッド 半導体基板の平坦化方法
EP0659911A1 (en) * 1993-12-23 1995-06-28 International Business Machines Corporation Method to form a polycrystalline film on a substrate
DK0672765T3 (da) * 1994-03-14 2000-01-24 Studiengesellschaft Kohle Mbh Fremgangsmåde til fremstilling af højdisperse metalkolloider og substratbundne metal-clusters ved elektrokemisk reduktion a
US5559057A (en) 1994-03-24 1996-09-24 Starfire Electgronic Development & Marketing Ltd. Method for depositing and patterning thin films formed by fusing nanocrystalline precursors
US5576248A (en) * 1994-03-24 1996-11-19 Starfire Electronic Development & Marketing, Ltd. Group IV semiconductor thin films formed at low temperature using nanocrystal precursors
JPH08153690A (ja) * 1994-09-29 1996-06-11 Sony Corp 半導体装置、半導体装置の製造方法、及び配線形成方法
US5953629A (en) 1995-06-09 1999-09-14 Vacuum Metallurgical Co., Ltd. Method of thin film forming on semiconductor substrate
JPH09134891A (ja) * 1995-09-06 1997-05-20 Vacuum Metallurgical Co Ltd 半導体基板への薄膜形成方法
EP0865078A1 (en) * 1997-03-13 1998-09-16 Hitachi Europe Limited Method of depositing nanometre scale particles
US5928405A (en) * 1997-05-21 1999-07-27 Degussa Corporation Method of making metallic powders by aerosol thermolysis
US6194316B1 (en) 1998-08-10 2001-02-27 Vacuum Metallurgical Co., Ltd. Method for forming CU-thin film
US6214259B1 (en) 1998-08-10 2001-04-10 Vacuum Metallurgical Co., Ltd. Dispersion containing Cu ultrafine particles individually dispersed therein
US6277740B1 (en) * 1998-08-14 2001-08-21 Avery N. Goldstein Integrated circuit trenched features and method of producing same
US6319814B1 (en) * 1999-10-12 2001-11-20 United Microelectronics Corp. Method of fabricating dual damascene

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5670279A (en) * 1994-03-24 1997-09-23 Starfire Electronic Development & Marketing, Ltd. Lithography exposure mask derived from nanocrystal precursors and a method of manufacturing the same

Also Published As

Publication number Publication date
KR20010072473A (ko) 2001-07-31
AU5560499A (en) 2000-03-06
WO2000010197A1 (en) 2000-02-24
US20040023488A1 (en) 2004-02-05
US6277740B1 (en) 2001-08-21
US20020006723A1 (en) 2002-01-17
JP2002522920A (ja) 2002-07-23
US6774036B2 (en) 2004-08-10

Similar Documents

Publication Publication Date Title
KR100653337B1 (ko) 집적 회로 트렌치 형상 및 그 제조 방법
US6780765B2 (en) Integrated circuit trenched features and method of producing same
US6887297B2 (en) Copper nanocrystals and methods of producing same
DE69332917T2 (de) Mit feuerfestem Metall aus PVD und CVD bedeckte Metallleiterbahnen und Durchgangsleitungen niedrigen Widerstandes
US7625814B2 (en) Filling deep features with conductors in semiconductor manufacturing
JP4362170B2 (ja) 銀超微粒子独立分散液
US6897151B2 (en) Methods of filling a feature on a substrate with copper nanocrystals
EP0751567B1 (en) Copper alloys for chip interconnections and method of making
US8491987B2 (en) Selectively coated self-aligned mask
US6214259B1 (en) Dispersion containing Cu ultrafine particles individually dispersed therein
JP2000510253A (ja) 表面にナノ構造を形成するリソグラフ法
DE102006001253A1 (de) Verfahren zur Herstellung einer Metallschicht über einem strukturierten Dielektrikum mittels einer nasschemischen Abscheidung mit einer stromlosen und einer leistungsgesteuerten Phase
Palasantzas et al. Fabrication of Co/Si nanowires by ultrahigh-vacuum scanning tunneling microscopy on hydrogen-passivated Si (100) surfaces
KR100805128B1 (ko) 집적 회로의 제조방법 및 집적 회로의 제조방법에 의해형성된 집적 회로를 지닌 기판
KR101182155B1 (ko) 반도체 장치 및 금속박막 형성방법
JP3953237B2 (ja) 金属薄膜の形成方法、および金属微粒子分散液の作製方法
KR20070025519A (ko) 나노닷 메모리 및 그 제조 방법
JP2001035814A (ja) 銀配線パターンの形成法
US6194316B1 (en) Method for forming CU-thin film
US6469387B1 (en) Semiconductor device formed by calcium doping a copper surface using a chemical solution
JP2000124157A (ja) Cu薄膜の形成法
DE102016115338A1 (de) Ein Verfahren, eine Halbleitervorrichtung und eine Schichtanordnung
US6621165B1 (en) Semiconductor device fabricated by reducing carbon, sulphur, and oxygen impurities in a calcium-doped copper surface
JP4751496B2 (ja) (Cu−C)シード層の形成法
Wei et al. Nano-structured silver coating on copper prepared in an ethanol-based solution

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20091128

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20091128