KR100546085B1 - 직접 메모리 액세스를 이용한 직렬 포트 데이터 및 상태의 압축 및 복원 - Google Patents

직접 메모리 액세스를 이용한 직렬 포트 데이터 및 상태의 압축 및 복원 Download PDF

Info

Publication number
KR100546085B1
KR100546085B1 KR1020007013621A KR20007013621A KR100546085B1 KR 100546085 B1 KR100546085 B1 KR 100546085B1 KR 1020007013621 A KR1020007013621 A KR 1020007013621A KR 20007013621 A KR20007013621 A KR 20007013621A KR 100546085 B1 KR100546085 B1 KR 100546085B1
Authority
KR
South Korea
Prior art keywords
data
serial port
transfer
destination
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020007013621A
Other languages
English (en)
Korean (ko)
Other versions
KR20010052493A (ko
Inventor
스피로데이빗에이.
티팔도스멜라니디.
Original Assignee
어드밴스드 마이크로 디바이시즈, 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 어드밴스드 마이크로 디바이시즈, 인코포레이티드 filed Critical 어드밴스드 마이크로 디바이시즈, 인코포레이티드
Publication of KR20010052493A publication Critical patent/KR20010052493A/ko
Application granted granted Critical
Publication of KR100546085B1 publication Critical patent/KR100546085B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Bus Control (AREA)
KR1020007013621A 1998-06-01 1999-03-01 직접 메모리 액세스를 이용한 직렬 포트 데이터 및 상태의 압축 및 복원 Expired - Fee Related KR100546085B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/088,133 US6385670B1 (en) 1998-06-01 1998-06-01 Data compression or decompressions during DMA transfer between a source and a destination by independently controlling the incrementing of a source and a destination address registers
US09/088,133 1998-06-01

Publications (2)

Publication Number Publication Date
KR20010052493A KR20010052493A (ko) 2001-06-25
KR100546085B1 true KR100546085B1 (ko) 2006-01-26

Family

ID=22209549

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020007013621A Expired - Fee Related KR100546085B1 (ko) 1998-06-01 1999-03-01 직접 메모리 액세스를 이용한 직렬 포트 데이터 및 상태의 압축 및 복원

Country Status (6)

Country Link
US (1) US6385670B1 (enExample)
EP (1) EP1082666B1 (enExample)
JP (1) JP2002517820A (enExample)
KR (1) KR100546085B1 (enExample)
DE (1) DE69900477T2 (enExample)
WO (1) WO1999063447A1 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6816921B2 (en) 2000-09-08 2004-11-09 Texas Instruments Incorporated Micro-controller direct memory access (DMA) operation with adjustable word size transfers and address alignment/incrementing
US7861073B2 (en) * 2007-01-03 2010-12-28 Apple Inc. On-chip decompression engine
US10275375B2 (en) * 2013-03-10 2019-04-30 Mellanox Technologies, Ltd. Network interface controller with compression capabilities
US12066955B2 (en) * 2021-05-19 2024-08-20 Hughes Network Systems, Llc System and method for enhancing throughput during data transfer

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5208915A (en) * 1982-11-09 1993-05-04 Siemens Aktiengesellschaft Apparatus for the microprogram control of information transfer and a method for operating the same
US4700391A (en) * 1983-06-03 1987-10-13 The Variable Speech Control Company ("Vsc") Method and apparatus for pitch controlled voice signal processing
US4642791A (en) * 1983-09-15 1987-02-10 Pitney Bowes Inc. Interface for mailing system peripheral devices
US4646261A (en) * 1983-09-27 1987-02-24 Motorola Computer Systems, Inc. Local video controller with video memory update detection scanner
JP2539058B2 (ja) * 1989-03-30 1996-10-02 三菱電機株式会社 デ―タプロセッサ
JP2527821B2 (ja) * 1989-09-14 1996-08-28 株式会社日立製作所 デ―タ処理方法及び入出力装置
US4974223A (en) * 1989-09-18 1990-11-27 International Business Machines Corporation Parallel architecture for high speed flag detection and packet identification
JPH04219859A (ja) * 1990-03-12 1992-08-10 Hewlett Packard Co <Hp> 並列プロセッサに直列命令ストリームデータを分散するハードウェアディストリビュータ
DE69128665T2 (de) * 1990-07-20 1998-07-16 Matsushita Electric Ind Co Ltd Datenmischendes Gerät
GB2250615B (en) * 1990-11-21 1995-06-14 Apple Computer Apparatus for performing direct memory access with stride
US5313454A (en) * 1992-04-01 1994-05-17 Stratacom, Inc. Congestion control for cell networks
JPH06133269A (ja) * 1992-09-02 1994-05-13 Pioneer Electron Corp 映像信号記録及び再生装置
FR2716276B1 (fr) * 1994-02-16 1996-05-03 Sgs Thomson Microelectronics Circuit de réorganisation de données.
US5588029A (en) * 1995-01-20 1996-12-24 Lsi Logic Corporation MPEG audio synchronization system using subframe skip and repeat
US5633865A (en) * 1995-03-31 1997-05-27 Netvantage Apparatus for selectively transferring data packets between local area networks
US5737638A (en) 1995-07-14 1998-04-07 International Business Machines Corporation System for determining plurality of data transformations to be performed upon single set of data during single transfer by examining communication data structure
US5761453A (en) * 1995-12-07 1998-06-02 Apple Computer, Inc. Method and system for increasing the throughput of serial data in a computer system
US5854640A (en) * 1996-01-02 1998-12-29 Intel Corporation Method and apparatus for byte alignment of video data in a memory of a host system
US5768445A (en) 1996-09-13 1998-06-16 Silicon Graphics, Inc. Compression and decompression scheme performed on shared workstation memory by media coprocessor
US5982373A (en) * 1996-11-12 1999-11-09 Chromatic Research, Inc. Dynamic enhancement/reduction of graphical image data resolution
US5896549A (en) * 1997-02-04 1999-04-20 Advanced Micro Devices, Inc. System for selecting between internal and external DMA request where ASP generates internal request is determined by at least one bit position within configuration register
US5958024A (en) * 1997-08-29 1999-09-28 Advanced Micro Devices, Inc. System having a receive data register for storing at least nine data bits of frame and status bits indicating the status of asynchronous serial receiver
US5944800A (en) * 1997-09-12 1999-08-31 Infineon Technologies Corporation Direct memory access unit having a definable plurality of transfer channels

Also Published As

Publication number Publication date
DE69900477T2 (de) 2002-07-18
KR20010052493A (ko) 2001-06-25
EP1082666B1 (en) 2001-11-14
WO1999063447A1 (en) 1999-12-09
JP2002517820A (ja) 2002-06-18
EP1082666A1 (en) 2001-03-14
US6385670B1 (en) 2002-05-07
DE69900477D1 (de) 2001-12-20

Similar Documents

Publication Publication Date Title
US6266715B1 (en) Universal serial bus controller with a direct memory access mode
EP0239937B1 (en) Serial communications controller
EP2097828B1 (en) Dmac to handle transfers of unknown lengths
US5958024A (en) System having a receive data register for storing at least nine data bits of frame and status bits indicating the status of asynchronous serial receiver
US5978865A (en) System for performing DMA transfers where an interrupt request signal is generated based on the value of the last of a plurality of data bits transmitted
JPH01241935A (ja) 同期フォーマッタ
EP1076969A1 (en) Autobauding with adjustment to a programmable baud rate
US9535454B2 (en) Computing module with serial data connectivity
EP1275048B1 (en) Extended cardbus/pc card controller with split-bridge technology
KR100546085B1 (ko) 직접 메모리 액세스를 이용한 직렬 포트 데이터 및 상태의 압축 및 복원
US6275886B1 (en) Microprocessor-based serial bus interface arrangement and method
US6105081A (en) UART character matching used for address matching on a register-by-register basis
JP2001298494A (ja) データ・リンクとのインターフェースを制御するコントローラと方法
KR100642158B1 (ko) 슬레이브 그룹 인터페이스 장치와, 슬레이브 그룹 인터페이스 장치를 통해 버스와 주변 장치를 인터페이스하는 방법 및 시스템
JP2520905B2 (ja) シリアル通信制御装置
TW299409B (en) Method and apparatus for reducing latency time on an interface by overlapping transmitted packets
US6311235B1 (en) UART support for address bit on seven bit frames
EP0193305A2 (en) System interface for coupling standard microprocessor to a communications adapter
JP2004334551A (ja) シリアル通信システム及びシリアル通信用ローカル端末
Li et al. Design and Implementation of I2C Bus Controller Based on FPGA
KR100299572B1 (ko) 버스트모드버스를탑재한마이크로프로세서와주변장치간인터페이스장치
JPS6379439A (ja) シリアル通信装置
JPH1141297A (ja) プログラマブルシーケンサーを使用したｄｍａコントローラ
KR20000014522A (ko) 압축 기능을 갖는 직접 메모리 액세스 컨트롤러
JPH01216452A (ja) シリアルデータ送信装置

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

FPAY Annual fee payment

Payment date: 20101229

Year of fee payment: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R14-asn-PN2301

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20120119

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20120119

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000