KR100521818B1 - 액티브 매트릭스 기판 및 그 제조 방법 - Google Patents
액티브 매트릭스 기판 및 그 제조 방법 Download PDFInfo
- Publication number
- KR100521818B1 KR100521818B1 KR10-2002-0039600A KR20020039600A KR100521818B1 KR 100521818 B1 KR100521818 B1 KR 100521818B1 KR 20020039600 A KR20020039600 A KR 20020039600A KR 100521818 B1 KR100521818 B1 KR 100521818B1
- Authority
- KR
- South Korea
- Prior art keywords
- position control
- control member
- substrate
- active element
- adhesive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/01—Manufacture or treatment
- H10D86/021—Manufacture or treatment of multiple TFTs
- H10D86/0214—Manufacture or treatment of multiple TFTs using temporary substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
- H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/13613—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit the semiconductor element being formed on a first substrate and thereafter transferred to the final cell substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68368—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving at least two transfer steps, i.e. including an intermediate handle substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/24226—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the item being planar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01055—Cesium [Cs]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
Landscapes
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Nonlinear Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Engineering & Computer Science (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Liquid Crystal (AREA)
- Crystallography & Structural Chemistry (AREA)
- Optics & Photonics (AREA)
- General Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Mathematical Physics (AREA)
- Thin Film Transistor (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JPJP-P-2001-00208724 | 2001-07-10 | ||
| JP2001208724A JP3696132B2 (ja) | 2001-07-10 | 2001-07-10 | アクティブマトリクス基板及びその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20030007065A KR20030007065A (ko) | 2003-01-23 |
| KR100521818B1 true KR100521818B1 (ko) | 2005-10-17 |
Family
ID=19044490
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR10-2002-0039600A Expired - Fee Related KR100521818B1 (ko) | 2001-07-10 | 2002-07-09 | 액티브 매트릭스 기판 및 그 제조 방법 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US6828657B2 (enExample) |
| JP (1) | JP3696132B2 (enExample) |
| KR (1) | KR100521818B1 (enExample) |
Families Citing this family (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3447619B2 (ja) * | 1999-06-25 | 2003-09-16 | 株式会社東芝 | アクティブマトリクス基板の製造方法、中間転写基板 |
| JP3696131B2 (ja) * | 2001-07-10 | 2005-09-14 | 株式会社東芝 | アクティブマトリクス基板及びその製造方法 |
| JP3946683B2 (ja) * | 2003-09-25 | 2007-07-18 | 株式会社東芝 | アクティブマトリクス基板の製造方法 |
| JP4494746B2 (ja) * | 2003-09-25 | 2010-06-30 | 浜松ホトニクス株式会社 | 半導体装置 |
| JP4494745B2 (ja) * | 2003-09-25 | 2010-06-30 | 浜松ホトニクス株式会社 | 半導体装置 |
| JP4351012B2 (ja) * | 2003-09-25 | 2009-10-28 | 浜松ホトニクス株式会社 | 半導体装置 |
| KR100709255B1 (ko) * | 2005-08-11 | 2007-04-19 | 삼성에스디아이 주식회사 | 평판 표시 장치 및 그 제조 방법 |
| DE102005043657B4 (de) * | 2005-09-13 | 2011-12-15 | Infineon Technologies Ag | Chipmodul, Verfahren zur Verkapselung eines Chips und Verwendung eines Verkapselungsmaterials |
| US20080122119A1 (en) * | 2006-08-31 | 2008-05-29 | Avery Dennison Corporation | Method and apparatus for creating rfid devices using masking techniques |
| KR101446226B1 (ko) | 2006-11-27 | 2014-10-01 | 엘지디스플레이 주식회사 | 플렉서블 표시장치 및 그 제조 방법 |
| US8630326B2 (en) | 2009-10-13 | 2014-01-14 | Skorpios Technologies, Inc. | Method and system of heterogeneous substrate bonding for photonic integration |
| US9922967B2 (en) | 2010-12-08 | 2018-03-20 | Skorpios Technologies, Inc. | Multilevel template assisted wafer bonding |
| US8735191B2 (en) | 2012-01-04 | 2014-05-27 | Skorpios Technologies, Inc. | Method and system for template assisted wafer bonding using pedestals |
| US9209142B1 (en) * | 2014-09-05 | 2015-12-08 | Skorpios Technologies, Inc. | Semiconductor bonding with compliant resin and utilizing hydrogen implantation for transfer-wafer removal |
| KR102402999B1 (ko) | 2015-08-31 | 2022-05-30 | 삼성디스플레이 주식회사 | 디스플레이 장치 및 이의 제조 방법 |
| US9887119B1 (en) * | 2016-09-30 | 2018-02-06 | International Business Machines Corporation | Multi-chip package assembly |
| CN108598089B (zh) * | 2018-04-27 | 2020-09-29 | 武汉华星光电技术有限公司 | Tft基板的制作方法及tft基板 |
| CN112490174A (zh) * | 2020-11-26 | 2021-03-12 | 深圳麦沄显示技术有限公司 | 一种芯片器件的转移方法 |
| WO2024124535A1 (zh) | 2022-12-16 | 2024-06-20 | 厦门市芯颖显示科技有限公司 | 转移载板、转移组件及微器件转移方法 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5764776A (en) * | 1980-10-09 | 1982-04-20 | Nippon Denshi Kogyo Shinko | Liquid crystal display unit |
| FR2679057B1 (fr) * | 1991-07-11 | 1995-10-20 | Morin Francois | Structure d'ecran a cristal liquide, a matrice active et a haute definition. |
| JPH06230426A (ja) * | 1993-02-04 | 1994-08-19 | Fuji Xerox Co Ltd | 液晶表示装置 |
| US5904545A (en) | 1993-12-17 | 1999-05-18 | The Regents Of The University Of California | Apparatus for fabricating self-assembling microstructures |
| US5545291A (en) | 1993-12-17 | 1996-08-13 | The Regents Of The University Of California | Method for fabricating self-assembling microstructures |
| JP3447619B2 (ja) | 1999-06-25 | 2003-09-16 | 株式会社東芝 | アクティブマトリクス基板の製造方法、中間転写基板 |
| TW543206B (en) * | 1999-06-28 | 2003-07-21 | Semiconductor Energy Lab | EL display device and electronic device |
-
2001
- 2001-07-10 JP JP2001208724A patent/JP3696132B2/ja not_active Expired - Fee Related
-
2002
- 2002-07-09 US US10/190,663 patent/US6828657B2/en not_active Expired - Fee Related
- 2002-07-09 KR KR10-2002-0039600A patent/KR100521818B1/ko not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| KR20030007065A (ko) | 2003-01-23 |
| US20030010970A1 (en) | 2003-01-16 |
| US6828657B2 (en) | 2004-12-07 |
| JP2003022034A (ja) | 2003-01-24 |
| JP3696132B2 (ja) | 2005-09-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100521818B1 (ko) | 액티브 매트릭스 기판 및 그 제조 방법 | |
| US6936912B2 (en) | Active matrix substrate with height control member | |
| US9419024B2 (en) | Methods for forming patterned semiconductors | |
| US8289476B2 (en) | Substrate structure of liquid crystal display and fabrication method thereof | |
| JP5620921B2 (ja) | プラスチック基板を有する電子デバイス及びその製造方法 | |
| US20050167666A1 (en) | Active matrix substrate, method of manufacturing the same, and display device | |
| EP1751789B1 (en) | Flexible electro-optical apparatus and method for manufacturing the same | |
| US20060172470A1 (en) | Method of manufacturing thin film element | |
| KR20030026088A (ko) | 기판 흡착용 진공 척 구조 | |
| EP1678551B1 (en) | Electro-optic displays | |
| KR101157983B1 (ko) | 박막 패턴의 제조방법 및 이를 이용한 평판표시소자의제조방법 | |
| US20070057256A1 (en) | Element forming substrate, active matrix substrate, and method of manufacturing the same | |
| CN103151253B (zh) | 信号线的制作方法、薄膜晶体管、阵列基板及显示装置 | |
| KR100499280B1 (ko) | 액정표시소자 및 그의 제조방법 | |
| US20080064129A1 (en) | Method of Manufacturing a Display Substrate | |
| KR101258084B1 (ko) | 액정표시소자 및 그 제조방법 | |
| KR20010038241A (ko) | 액정표시소자의 제조방법 | |
| JP2006156455A (ja) | 素子形成基板、中間転写基板、アクティブマトリクス基板およびその製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| PA0109 | Patent application |
St.27 status event code: A-0-1-A10-A12-nap-PA0109 |
|
| PA0201 | Request for examination |
St.27 status event code: A-1-2-D10-D11-exm-PA0201 |
|
| PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
St.27 status event code: A-1-2-D10-D21-exm-PE0902 |
|
| T11-X000 | Administrative time limit extension requested |
St.27 status event code: U-3-3-T10-T11-oth-X000 |
|
| T11-X000 | Administrative time limit extension requested |
St.27 status event code: U-3-3-T10-T11-oth-X000 |
|
| T11-X000 | Administrative time limit extension requested |
St.27 status event code: U-3-3-T10-T11-oth-X000 |
|
| T11-X000 | Administrative time limit extension requested |
St.27 status event code: U-3-3-T10-T11-oth-X000 |
|
| T11-X000 | Administrative time limit extension requested |
St.27 status event code: U-3-3-T10-T11-oth-X000 |
|
| T11-X000 | Administrative time limit extension requested |
St.27 status event code: U-3-3-T10-T11-oth-X000 |
|
| T11-X000 | Administrative time limit extension requested |
St.27 status event code: U-3-3-T10-T11-oth-X000 |
|
| T11-X000 | Administrative time limit extension requested |
St.27 status event code: U-3-3-T10-T11-oth-X000 |
|
| T11-X000 | Administrative time limit extension requested |
St.27 status event code: U-3-3-T10-T11-oth-X000 |
|
| T13-X000 | Administrative time limit extension granted |
St.27 status event code: U-3-3-T10-T13-oth-X000 |
|
| T11-X000 | Administrative time limit extension requested |
St.27 status event code: U-3-3-T10-T11-oth-X000 |
|
| T11-X000 | Administrative time limit extension requested |
St.27 status event code: U-3-3-T10-T11-oth-X000 |
|
| T11-X000 | Administrative time limit extension requested |
St.27 status event code: U-3-3-T10-T11-oth-X000 |
|
| E13-X000 | Pre-grant limitation requested |
St.27 status event code: A-2-3-E10-E13-lim-X000 |
|
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
St.27 status event code: A-1-2-D10-D22-exm-PE0701 |
|
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
St.27 status event code: A-2-4-F10-F11-exm-PR0701 |
|
| PR1002 | Payment of registration fee |
St.27 status event code: A-2-2-U10-U11-oth-PR1002 Fee payment year number: 1 |
|
| PG1601 | Publication of registration |
St.27 status event code: A-4-4-Q10-Q13-nap-PG1601 |
|
| FPAY | Annual fee payment |
Payment date: 20080926 Year of fee payment: 4 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 4 |
|
| R17-X000 | Change to representative recorded |
St.27 status event code: A-5-5-R10-R17-oth-X000 |
|
| LAPS | Lapse due to unpaid annual fee | ||
| PC1903 | Unpaid annual fee |
St.27 status event code: A-4-4-U10-U13-oth-PC1903 Not in force date: 20091008 Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE |
|
| PC1903 | Unpaid annual fee |
St.27 status event code: N-4-6-H10-H13-oth-PC1903 Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE Not in force date: 20091008 |
|
| R18 | Changes to party contact information recorded |
Free format text: ST27 STATUS EVENT CODE: A-5-5-R10-R18-OTH-X000 (AS PROVIDED BY THE NATIONAL OFFICE) |
|
| R18-X000 | Changes to party contact information recorded |
St.27 status event code: A-5-5-R10-R18-oth-X000 |