KR100425466B1 - 폴디드 차동 전압 샘플러를 이용하는 데이터 리시버 및데이터 수신 방법 - Google Patents

폴디드 차동 전압 샘플러를 이용하는 데이터 리시버 및데이터 수신 방법 Download PDF

Info

Publication number
KR100425466B1
KR100425466B1 KR10-2001-0060025A KR20010060025A KR100425466B1 KR 100425466 B1 KR100425466 B1 KR 100425466B1 KR 20010060025 A KR20010060025 A KR 20010060025A KR 100425466 B1 KR100425466 B1 KR 100425466B1
Authority
KR
South Korea
Prior art keywords
node
differential
data
signal
signals
Prior art date
Application number
KR10-2001-0060025A
Other languages
English (en)
Korean (ko)
Other versions
KR20030028087A (ko
Inventor
문병모
Original Assignee
삼성전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 삼성전자주식회사 filed Critical 삼성전자주식회사
Priority to KR10-2001-0060025A priority Critical patent/KR100425466B1/ko
Priority to US10/205,646 priority patent/US7394872B2/en
Priority to TW091119409A priority patent/TW591917B/zh
Priority to DE10245719A priority patent/DE10245719B4/de
Priority to JP2002281173A priority patent/JP4204834B2/ja
Publication of KR20030028087A publication Critical patent/KR20030028087A/ko
Application granted granted Critical
Publication of KR100425466B1 publication Critical patent/KR100425466B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
    • H03K5/24—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
    • H03K5/2472—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors
    • H03K5/2481—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors with at least one differential stage
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
    • H03K5/24—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
    • H03K5/2472—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors
    • H03K5/249—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors using clock signals

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Dc Digital Transmission (AREA)
  • Manipulation Of Pulses (AREA)
KR10-2001-0060025A 2001-09-27 2001-09-27 폴디드 차동 전압 샘플러를 이용하는 데이터 리시버 및데이터 수신 방법 KR100425466B1 (ko)

Priority Applications (5)

Application Number Priority Date Filing Date Title
KR10-2001-0060025A KR100425466B1 (ko) 2001-09-27 2001-09-27 폴디드 차동 전압 샘플러를 이용하는 데이터 리시버 및데이터 수신 방법
US10/205,646 US7394872B2 (en) 2001-09-27 2002-07-24 Data receiver and method for receiving data using folded differential voltage sampler
TW091119409A TW591917B (en) 2001-09-27 2002-08-27 Data receiver and method for receiving data using folded differential voltage sampler
DE10245719A DE10245719B4 (de) 2001-09-27 2002-09-23 Datenempfänger und Datenempfangsverfahren
JP2002281173A JP4204834B2 (ja) 2001-09-27 2002-09-26 データレシーバ及びデータ受信方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR10-2001-0060025A KR100425466B1 (ko) 2001-09-27 2001-09-27 폴디드 차동 전압 샘플러를 이용하는 데이터 리시버 및데이터 수신 방법

Publications (2)

Publication Number Publication Date
KR20030028087A KR20030028087A (ko) 2003-04-08
KR100425466B1 true KR100425466B1 (ko) 2004-03-30

Family

ID=19714741

Family Applications (1)

Application Number Title Priority Date Filing Date
KR10-2001-0060025A KR100425466B1 (ko) 2001-09-27 2001-09-27 폴디드 차동 전압 샘플러를 이용하는 데이터 리시버 및데이터 수신 방법

Country Status (5)

Country Link
US (1) US7394872B2 (de)
JP (1) JP4204834B2 (de)
KR (1) KR100425466B1 (de)
DE (1) DE10245719B4 (de)
TW (1) TW591917B (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100532507B1 (ko) * 2004-03-05 2005-11-30 삼성전자주식회사 안정된 출력 스윙 폭과 안정된 지연 시간을 가지는 증폭회로
TWI276888B (en) * 2004-04-22 2007-03-21 Novatek Microelectronics Corp Data transferring method
US7196552B2 (en) * 2005-04-12 2007-03-27 Hewlett-Packard Development Company, L.P. Comparator circuit with offset cancellation
US7525348B1 (en) * 2005-04-19 2009-04-28 National Semiconductor Corporation Differential voltage comparator
US7733815B2 (en) * 2006-07-28 2010-06-08 Qimonda Ag Data sampler including a first stage and a second stage
US8717065B2 (en) * 2009-02-27 2014-05-06 Yonghua Liu Data tranmission driver, system and method
US8350598B2 (en) * 2011-04-20 2013-01-08 Nanya Technology Corp. Multi-stage receiver

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5355391A (en) * 1992-03-06 1994-10-11 Rambus, Inc. High speed bus system
US6480548B1 (en) * 1997-11-17 2002-11-12 Silicon Graphics, Inc. Spacial derivative bus encoder and decoder
US6052026A (en) * 1997-12-08 2000-04-18 Nortel Networks Corporation Linear gain controlled amplifier
US6160423A (en) * 1998-03-16 2000-12-12 Jazio, Inc. High speed source synchronous signaling for interfacing VLSI CMOS circuits to transmission lines
KR20000000522A (ko) 1998-06-01 2000-01-15 박노완 네온관용 변압기
JP3502264B2 (ja) * 1998-06-10 2004-03-02 株式会社沖コムテック 受信装置
US6137306A (en) * 1998-07-07 2000-10-24 Matsushita Electric Industrial Co., Ltd. Input buffer having adjustment function for suppressing skew
US6396329B1 (en) * 1999-10-19 2002-05-28 Rambus, Inc Method and apparatus for receiving high speed signals with low latency
US6937664B1 (en) * 2000-07-18 2005-08-30 Integrated Memory Logic, Inc. System and method for multi-symbol interfacing
DE10043730C1 (de) * 2000-09-05 2002-04-18 Infineon Technologies Ag Verfahren und Vorrichtung zur zeitlichen Korrektur eines Datensignals
US6498530B1 (en) * 2001-09-04 2002-12-24 Analog Devices, Inc. Auto-zeroed ping-pong amplifier with low transient switching

Also Published As

Publication number Publication date
JP4204834B2 (ja) 2009-01-07
DE10245719B4 (de) 2007-09-06
US7394872B2 (en) 2008-07-01
KR20030028087A (ko) 2003-04-08
JP2003179653A (ja) 2003-06-27
US20030058046A1 (en) 2003-03-27
TW591917B (en) 2004-06-11
DE10245719A1 (de) 2003-07-03

Similar Documents

Publication Publication Date Title
KR100342454B1 (ko) 래치회로
US7439775B2 (en) Sense amplifier circuit and sense amplifier-based flip-flop having the same
US6331791B1 (en) Charge-redistribution low-swing differential logic circuit
KR100425474B1 (ko) 감소된 프리차지 레벨을 적용하는 데이터 출력방법과데이터 출력회로
US7778374B2 (en) Dual reference input receiver of semiconductor device and method of receiving input data signal
JPH11176163A (ja) センス増幅回路
US7403045B2 (en) Comparator circuit with reduced switching noise
KR100468749B1 (ko) 고속 동작을 위한 플립플롭
US5894233A (en) Sense amplifiers including bipolar transistor input buffers and field effect transistor latch circuits
KR100425466B1 (ko) 폴디드 차동 전압 샘플러를 이용하는 데이터 리시버 및데이터 수신 방법
KR100484257B1 (ko) 반도체 소자의 차동증폭형 입력 버퍼
US6441649B1 (en) Rail-to-rail input clocked amplifier
KR100500928B1 (ko) 스위칭포인트 감지회로 및 그를 이용한 반도체 장치
KR100468717B1 (ko) 신호적분을 이용하는 데이터 리시버 및 데이터 수신 방법
KR100242469B1 (ko) 고속 동작 교차 결합 증폭기
KR20030058254A (ko) 클럭드 감지증폭기와 래치를 구비한 반도체 소자
KR100640156B1 (ko) 반도체 소자의 데이터 입력 버퍼
KR950003281B1 (ko) 교차 결합 증폭기
KR950003282B1 (ko) 교차 결합 증폭기
KR950003280B1 (ko) 교차 결합 증폭기
KR100265330B1 (ko) 고속 동작과 전류 감소를 위한 반도체 장치의 감지증폭기
KR100470169B1 (ko) 반도체메모리소자의센스증폭기
KR950005575B1 (ko) 교차 결합 증폭기
KR20030037069A (ko) 두 개의 오실레이팅 기준 신호를 이용하여 차동 신호 전송방식을 구현한 시스템
JPH0922597A (ja) 半導体メモリ装置の読出し回路

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20110302

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee