KR100408944B1 - 반도체 메모리와 그것을 생산하기 위한 방법 - Google Patents
반도체 메모리와 그것을 생산하기 위한 방법 Download PDFInfo
- Publication number
- KR100408944B1 KR100408944B1 KR10-2000-7011234A KR20007011234A KR100408944B1 KR 100408944 B1 KR100408944 B1 KR 100408944B1 KR 20007011234 A KR20007011234 A KR 20007011234A KR 100408944 B1 KR100408944 B1 KR 100408944B1
- Authority
- KR
- South Korea
- Prior art keywords
- region
- contact
- semiconductor memory
- substrate
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B20/00—Read-only memory [ROM] devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
Landscapes
- Semiconductor Memories (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19815874.2 | 1998-04-08 | ||
| DE19815874A DE19815874C2 (de) | 1998-04-08 | 1998-04-08 | ROM-Halbleiter-Speichervorrichtung mit Implantationsbereichen zur Einstellung eines Kontaktwiderstandes und Verfahren zu deren Herstellung |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20010042569A KR20010042569A (ko) | 2001-05-25 |
| KR100408944B1 true KR100408944B1 (ko) | 2003-12-11 |
Family
ID=7864069
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR10-2000-7011234A Expired - Fee Related KR100408944B1 (ko) | 1998-04-08 | 1999-03-25 | 반도체 메모리와 그것을 생산하기 위한 방법 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US7230877B1 (https=) |
| EP (1) | EP1070352B1 (https=) |
| JP (1) | JP2002511655A (https=) |
| KR (1) | KR100408944B1 (https=) |
| DE (2) | DE19815874C2 (https=) |
| TW (1) | TW404026B (https=) |
| WO (1) | WO1999053546A1 (https=) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7388778B2 (en) | 2005-04-27 | 2008-06-17 | Samsung Electronics Co., Ltd. | Nonvolatile memory devices that support virtual page storage using odd-state memory cells |
| US7876614B2 (en) | 2007-10-23 | 2011-01-25 | Samsung Electronics Co., Ltd. | Multi-bit flash memory device and program and read methods thereof |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102456693A (zh) * | 2010-10-27 | 2012-05-16 | 上海华虹Nec电子有限公司 | 掩膜型rom器件的单元结构 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5967666A (ja) * | 1982-10-09 | 1984-04-17 | Mitsubishi Electric Corp | Rom |
| JP2508247B2 (ja) * | 1989-03-20 | 1996-06-19 | 三菱電機株式会社 | マスクromの製造方法 |
| US5526306A (en) * | 1994-02-10 | 1996-06-11 | Mega Chips Corporation | Semiconductor memory device and method of fabricating the same |
| JPH0837164A (ja) * | 1994-07-21 | 1996-02-06 | Nec Corp | 半導体装置の製造方法 |
| TW287313B (https=) * | 1995-02-20 | 1996-10-01 | Matsushita Electric Industrial Co Ltd | |
| JP3586332B2 (ja) * | 1995-02-28 | 2004-11-10 | 新日本製鐵株式会社 | 不揮発性半導体記憶装置及びその製造方法 |
| US5563098A (en) * | 1995-04-10 | 1996-10-08 | Taiwan Semiconductor Manufacturing Company | Buried contact oxide etch with poly mask procedure |
| JP3185862B2 (ja) * | 1997-09-10 | 2001-07-11 | 日本電気株式会社 | マスク型半導体装置の製造方法 |
| US6030871A (en) * | 1998-05-05 | 2000-02-29 | Saifun Semiconductors Ltd. | Process for producing two bit ROM cell utilizing angled implant |
| US6200861B1 (en) * | 1999-03-26 | 2001-03-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of fabricating high density multiple states mask ROM cells |
-
1998
- 1998-04-08 DE DE19815874A patent/DE19815874C2/de not_active Expired - Fee Related
-
1999
- 1999-03-25 JP JP2000544011A patent/JP2002511655A/ja not_active Ceased
- 1999-03-25 KR KR10-2000-7011234A patent/KR100408944B1/ko not_active Expired - Fee Related
- 1999-03-25 EP EP99924679A patent/EP1070352B1/de not_active Expired - Lifetime
- 1999-03-25 WO PCT/DE1999/000901 patent/WO1999053546A1/de not_active Ceased
- 1999-03-25 DE DE59914831T patent/DE59914831D1/de not_active Expired - Lifetime
- 1999-04-08 TW TW088105428A patent/TW404026B/zh not_active IP Right Cessation
-
2000
- 2000-10-10 US US09/685,361 patent/US7230877B1/en not_active Expired - Fee Related
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7388778B2 (en) | 2005-04-27 | 2008-06-17 | Samsung Electronics Co., Ltd. | Nonvolatile memory devices that support virtual page storage using odd-state memory cells |
| US7483301B2 (en) | 2005-04-27 | 2009-01-27 | Samsung Electronics Co., Ltd. | Nonvolatile memory devices that support virtual page storage using odd-state memory cells and methods of programming same |
| US7710773B2 (en) | 2005-04-27 | 2010-05-04 | Samsung Electronics Co., Ltd. | Nonvolatile memory devices that support virtual page storage using odd-state memory cells |
| US7876614B2 (en) | 2007-10-23 | 2011-01-25 | Samsung Electronics Co., Ltd. | Multi-bit flash memory device and program and read methods thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| TW404026B (en) | 2000-09-01 |
| DE59914831D1 (de) | 2008-09-25 |
| EP1070352A1 (de) | 2001-01-24 |
| EP1070352B1 (de) | 2008-08-13 |
| DE19815874A1 (de) | 1999-10-14 |
| US7230877B1 (en) | 2007-06-12 |
| JP2002511655A (ja) | 2002-04-16 |
| KR20010042569A (ko) | 2001-05-25 |
| DE19815874C2 (de) | 2002-06-13 |
| WO1999053546A1 (de) | 1999-10-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100210721B1 (ko) | 반도체 소자용 분리 구조 및 반도체 소자 | |
| KR100299879B1 (ko) | 초고밀도의교호배치형금속가상접지rom | |
| CN100492541C (zh) | 非易失性半导体存储器及其操作方法 | |
| US4209716A (en) | Semiconductor integrated circuit with implanted resistor element in second-level polycrystalline silicon layer | |
| KR19980702220A (ko) | 개선된 신호 대 잡음비를 갖는 다중값의 판독 전용 기억 배치 | |
| US11621051B2 (en) | Electronic chip memory | |
| KR20050085511A (ko) | 메모리 어레이 구조 및 반도체 메모리 제조 방법 | |
| US4322824A (en) | Static random access memory with merged bit lines | |
| EP1576668A4 (en) | MULTI-STAGE MEMORY CELL WITH LATERAL SPACER ELEMENTS | |
| KR100408944B1 (ko) | 반도체 메모리와 그것을 생산하기 위한 방법 | |
| KR100890018B1 (ko) | 메모리 셀 | |
| KR100794482B1 (ko) | 극후반 프로그래밍 롬 및 제조 방법 | |
| US6265748B1 (en) | Storage cell arrangement in which vertical MOS transistors have at least three different threshold voltages depending on stored data, and method of producing said arrangement | |
| US4410904A (en) | Notched cell ROM | |
| KR100468310B1 (ko) | Dram트랜치저장캐패시터용매립-주입된플레이트형성방법 | |
| JP3506668B2 (ja) | 読み出し専用不揮発性メモリの製造方法 | |
| US11164647B2 (en) | Electronic chip memory | |
| US11355503B2 (en) | Electronic chip memory | |
| US6348370B1 (en) | Method to fabricate a self aligned source resistor in embedded flash memory applications | |
| US5733795A (en) | Method of fabricating a MOS read-only semiconductor memory array | |
| US5329483A (en) | MOS semiconductor memory device | |
| US20020034854A1 (en) | Process and integrated circuit for a multilevel memory cell with an asymmetric drain | |
| KR100299887B1 (ko) | 반도체장치및그제조방법 | |
| US6525361B1 (en) | Process and integrated circuit for a multilevel memory cell with an asymmetric drain | |
| EP0678211A4 (en) | DEAD MEMORY CELL. |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0105 | International application |
St.27 status event code: A-0-1-A10-A15-nap-PA0105 |
|
| N231 | Notification of change of applicant | ||
| PN2301 | Change of applicant |
St.27 status event code: A-3-3-R10-R13-asn-PN2301 St.27 status event code: A-3-3-R10-R11-asn-PN2301 |
|
| R18-X000 | Changes to party contact information recorded |
St.27 status event code: A-3-3-R10-R18-oth-X000 |
|
| PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
| A201 | Request for examination | ||
| E13-X000 | Pre-grant limitation requested |
St.27 status event code: A-2-3-E10-E13-lim-X000 |
|
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| PA0201 | Request for examination |
St.27 status event code: A-1-2-D10-D11-exm-PA0201 |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
St.27 status event code: A-1-2-D10-D22-exm-PE0701 |
|
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
St.27 status event code: A-2-4-F10-F11-exm-PR0701 |
|
| PR1002 | Payment of registration fee |
St.27 status event code: A-2-2-U10-U12-oth-PR1002 Fee payment year number: 1 |
|
| PG1601 | Publication of registration |
St.27 status event code: A-4-4-Q10-Q13-nap-PG1601 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 4 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 5 |
|
| R18-X000 | Changes to party contact information recorded |
St.27 status event code: A-5-5-R10-R18-oth-X000 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 6 |
|
| R18-X000 | Changes to party contact information recorded |
St.27 status event code: A-5-5-R10-R18-oth-X000 |
|
| R18-X000 | Changes to party contact information recorded |
St.27 status event code: A-5-5-R10-R18-oth-X000 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 7 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 8 |
|
| FPAY | Annual fee payment |
Payment date: 20111122 Year of fee payment: 9 |
|
| PR1001 | Payment of annual fee |
St.27 status event code: A-4-4-U10-U11-oth-PR1001 Fee payment year number: 9 |
|
| LAPS | Lapse due to unpaid annual fee | ||
| PC1903 | Unpaid annual fee |
St.27 status event code: A-4-4-U10-U13-oth-PC1903 Not in force date: 20121128 Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE |
|
| PC1903 | Unpaid annual fee |
St.27 status event code: N-4-6-H10-H13-oth-PC1903 Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE Not in force date: 20121128 |
|
| R18-X000 | Changes to party contact information recorded |
St.27 status event code: A-5-5-R10-R18-oth-X000 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |