KR100353824B1 - 반도체 소자의 제조 방법 - Google Patents
반도체 소자의 제조 방법 Download PDFInfo
- Publication number
- KR100353824B1 KR100353824B1 KR1020000084541A KR20000084541A KR100353824B1 KR 100353824 B1 KR100353824 B1 KR 100353824B1 KR 1020000084541 A KR1020000084541 A KR 1020000084541A KR 20000084541 A KR20000084541 A KR 20000084541A KR 100353824 B1 KR100353824 B1 KR 100353824B1
- Authority
- KR
- South Korea
- Prior art keywords
- semiconductor device
- trench
- manufacturing
- semiconductor substrate
- polysilicon
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 42
- 238000000034 method Methods 0.000 title claims abstract description 14
- 239000000758 substrate Substances 0.000 claims abstract description 23
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 22
- 229920005591 polysilicon Polymers 0.000 claims abstract description 22
- 239000012535 impurity Substances 0.000 claims abstract description 19
- 238000004519 manufacturing process Methods 0.000 claims abstract description 17
- 238000005530 etching Methods 0.000 claims abstract description 11
- 238000005468 ion implantation Methods 0.000 claims abstract description 8
- 150000004767 nitrides Chemical class 0.000 claims description 9
- 229920002120 photoresistant polymer Polymers 0.000 claims description 7
- 239000011248 coating agent Substances 0.000 claims 1
- 238000000576 coating method Methods 0.000 claims 1
- 238000000059 patterning Methods 0.000 claims 1
- 238000009271 trench method Methods 0.000 claims 1
- 230000000694 effects Effects 0.000 description 4
- 150000002500 ions Chemical class 0.000 description 4
- 238000009792 diffusion process Methods 0.000 description 3
- 125000006850 spacer group Chemical group 0.000 description 3
- 230000007423 decrease Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
Claims (8)
- 반도체 소자의 제조 방법에 있어서,반도체기판을 소정 깊이로 식각하여 트렌치를 형성하는 단계;상기 트렌치를 포함한 반도체기판상에 게이트산화막, 폴리실리콘을 순차적으로 형성하는 단계;상기 폴리실리콘을 에치백하여 소정 두께로 잔류되는 폴리실리콘패턴을 형성하는 단계;상기 폴리실리콘패턴을 포함한 반도체 기판에 이온주입을 실시하여 저농도 불순물 접합 및 고농도 불순물 접합을 순차적으로 형성하는 단계; 및상기 폴리실리콘패턴을 선택적으로 식각하여 상기 트렌치에 매립되는 게이트전극을 형성하는 단계를 포함하여 이루어짐을 특징으로 하는 반도체 소자의 제조 방법.
- 제 1 항에 있어서,상기 트렌치는 3000Å∼10000Å의 깊이로 형성되는 것을 특징으로 하는 반도체 소자의 제조 방법.
- 제 1 항에 있어서,상기 게이트산화막은 40Å∼200Å의 두께로 형성되는 것을 특징으로 하는 반도체 소자의 제조 방법.
- 제 1 항에 있어서,상기 폴리실리콘패턴은 300Å∼1000Å의 두께로 잔류하는 것을 특징으로 하는 반도체 소자의 제조 방법.
- 제 1 항에 있어서,상기 저농도 불순물 접합을 형성하는 단계는,1×1012∼5×1012/cm2의 도즈량으로 이루어지는 것을 특징으로 하는 반도체소자의 제조 방법.
- 제 1 항에 있어서,상기 고농도 불순물 접합을 형성하는 단계는,1×1015∼1×1015/cm2의 도즈량으로 이루어지는 것을 특징으로 하는 반도체 소자의 제조 방법.
- 제 1 항에 있어서,상기 고농도 불순물 접합은 상기 저농도 불순물 접합보다 더 깊게 자기정렬되어 형성되는 것을 특징으로 하는 반도체 소자의 제조 방법.
- 제 1 항에 있어서,상기 트렌치를 형성하는 단계는,상기 반도체기판상에 질화막을 형성하는 단계;상기 질화막상에 감광막을 도포하고 노광 및 현상으로 패터닝하는 단계; 및상기 패터닝된 감광막을 마스크로 이용하여 상기 질화막과 상기 반도체기판을 순차적으로 식각하는 단계를 포함하는 것을 특징으로 하는 반도체 소자의 제조 방법.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020000084541A KR100353824B1 (ko) | 2000-12-28 | 2000-12-28 | 반도체 소자의 제조 방법 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020000084541A KR100353824B1 (ko) | 2000-12-28 | 2000-12-28 | 반도체 소자의 제조 방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20020055178A KR20020055178A (ko) | 2002-07-08 |
KR100353824B1 true KR100353824B1 (ko) | 2002-09-28 |
Family
ID=27687931
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020000084541A KR100353824B1 (ko) | 2000-12-28 | 2000-12-28 | 반도체 소자의 제조 방법 |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100353824B1 (ko) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100907997B1 (ko) * | 2007-11-16 | 2009-07-16 | 주식회사 동부하이텍 | 모스 트랜지스터의 제조 방법 및 구조 |
-
2000
- 2000-12-28 KR KR1020000084541A patent/KR100353824B1/ko active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
KR20020055178A (ko) | 2002-07-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5372960A (en) | Method of fabricating an insulated gate semiconductor device | |
JP2905808B2 (ja) | 半導体デバイスとその製造方法 | |
JP2929432B2 (ja) | 半導体デバイス製造方法 | |
EP1280191A3 (en) | A method to form elevated source/drain regions using polysilicon spacers | |
JPH11238883A (ja) | 半導体素子及びその製造方法 | |
US5567965A (en) | High-voltage transistor with LDD regions | |
JP3360064B2 (ja) | 半導体素子の製造方法 | |
KR100485690B1 (ko) | 모스 트랜지스터 및 그 제조방법 | |
KR100353824B1 (ko) | 반도체 소자의 제조 방법 | |
US6215153B1 (en) | MOSFET and method for fabricating the same | |
KR100485163B1 (ko) | 모스 트랜지스터 및 그 제조 방법 | |
KR100192183B1 (ko) | 고전압 트랜지스터의 제조방법 | |
KR960013947B1 (ko) | 저농도 드레인(ldd) 영역을 갖는 모스(mos) 트랜지스터 제조방법 | |
US6936517B2 (en) | Method for fabricating transistor of semiconductor device | |
KR19980053138A (ko) | 마스크 롬 코딩방법 | |
KR100324338B1 (ko) | 고전압 트랜지스터의 제조방법 | |
KR100252842B1 (ko) | 반도체 소자 및 그 제조방법 | |
KR940010926B1 (ko) | Mos트랜지스터 반도체 장치 및 그의 제조방법 | |
KR100268924B1 (ko) | 반도체소자의제조방법 | |
KR0156158B1 (ko) | 반도체 소자의 제조방법 | |
KR930008897B1 (ko) | Mosfet 제조방법 | |
KR960012262B1 (ko) | 모스(mos) 트랜지스터 제조방법 | |
KR100575612B1 (ko) | 모스 전계효과트랜지스터 제조방법 | |
KR0170513B1 (ko) | 모스 트랜지스터 및 그의 제조방법 | |
KR950002201B1 (ko) | Mos 트랜지스터의 제조방법 및 이에 따른 장치 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20120823 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20130821 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20140820 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20150818 Year of fee payment: 14 |
|
FPAY | Annual fee payment |
Payment date: 20160817 Year of fee payment: 15 |
|
FPAY | Annual fee payment |
Payment date: 20170818 Year of fee payment: 16 |
|
FPAY | Annual fee payment |
Payment date: 20180820 Year of fee payment: 17 |