KR100325471B1 - 디램의 제조 방법 - Google Patents
디램의 제조 방법 Download PDFInfo
- Publication number
- KR100325471B1 KR100325471B1 KR1019990013368A KR19990013368A KR100325471B1 KR 100325471 B1 KR100325471 B1 KR 100325471B1 KR 1019990013368 A KR1019990013368 A KR 1019990013368A KR 19990013368 A KR19990013368 A KR 19990013368A KR 100325471 B1 KR100325471 B1 KR 100325471B1
- Authority
- KR
- South Korea
- Prior art keywords
- insulating layer
- forming
- device isolation
- plug
- spacing
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 16
- 238000000034 method Methods 0.000 claims abstract description 50
- 239000003990 capacitor Substances 0.000 claims abstract description 33
- 238000002955 isolation Methods 0.000 claims abstract description 31
- 239000000758 substrate Substances 0.000 claims abstract description 28
- 125000006850 spacer group Chemical group 0.000 claims abstract description 27
- 238000005530 etching Methods 0.000 claims abstract description 26
- 239000004065 semiconductor Substances 0.000 claims abstract description 20
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 17
- 239000004020 conductor Substances 0.000 claims abstract description 8
- 238000000151 deposition Methods 0.000 claims abstract description 3
- 229910021420 polycrystalline silicon Chemical class 0.000 claims description 26
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 10
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 10
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 5
- 229910052723 transition metal Inorganic materials 0.000 claims description 3
- 150000003624 transition metals Chemical class 0.000 claims description 3
- 238000000059 patterning Methods 0.000 abstract description 3
- 239000010410 layer Substances 0.000 description 113
- 239000011229 interlayer Substances 0.000 description 20
- 229920005591 polysilicon Polymers 0.000 description 16
- 150000004767 nitrides Chemical class 0.000 description 12
- 238000001020 plasma etching Methods 0.000 description 12
- 238000005229 chemical vapour deposition Methods 0.000 description 9
- 239000012535 impurity Substances 0.000 description 5
- 230000003647 oxidation Effects 0.000 description 5
- 238000007254 oxidation reaction Methods 0.000 description 5
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 229910004298 SiO 2 Inorganic materials 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 3
- 238000001459 lithography Methods 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 229910021332 silicide Inorganic materials 0.000 description 2
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 239000005380 borophosphosilicate glass Substances 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/488—Word lines
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/40—Capacitors
- H01L28/60—Electrodes
- H01L28/82—Electrodes with an enlarged surface, e.g. formed by texturisation
- H01L28/90—Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/315—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with the capacitor higher than a bit line
Abstract
Description
Claims (5)
- 반도체 기판에 소자형성영역을 한정하는 소자격리절연층을 형성하는 공정과,상기 소자형성영역 및 상기 소자격리절연층 상에 열 방향으로 배열되되 인접하는 것과 상기 소자격리절연층 상에서 간격 λ1을 가지며 상기 소자형성영역 상에서 간격 λ1보다 큰 간격 λ2을 갖는 다수 개의 워드 라인를 형성하는 공정과,상기 소자격리층 상의 간격 λ1을 충진하고 상기 소자형성영역을 노출되도록 상기 다수 개의 워드 라인의 측벽에 폭 ω을 갖는 제 1 절연층의 스페이서를 형성하는 공정과,상기 소자형성영역의 노출된 부분에 소스 및 드레인 영역을 형성하는 공정과,상술한 기판의 전 표면에 도전물질을 증착하고 상기 소자형성영역의 노출된 부분에만 잔류하도록 에치백하는 자기 정렬 방법으로 상기 소스 및 드레인 영역과 전기적으로 연결되는 플러그를 자기 정렬 방법으로 형성하는 공정과,상기 플러그를 절연하는 제 2 절연층을 형성하고 상기 제 2 절연층에 제 1 콘택홀을 형성한 후 상기 제 1 콘택홀 내에 상기 트랜스퍼 트랜지스터사이에 배치된 상기 플러그에 전기적으로 연결되며 행 방향으로 배열된 다수 개의 비트 라인을 형성하는 공정과,상기 다수 개의 비트 라인을 절연하는 제 3 절연층을 형성하고 상기 제 3 및 제 2 절연층에 제 2 콘택 홀을 형성한 후 상기 제 2 콘택홀 내에 상기 비트라인과 연결되지 않은 플러그에 전기적으로 연결된 커패시터를 형성하는 공정을 구비하는 DRAM 제조 방법.
- 청구항 1에 있어서, 상기 다수 개의 워드 라인을 전이금속과 다결정실리콘의 복합 구조로 형성하는 DRAM 제조 방법.
- 청구항 1에 있어서, 상기 제 1 절연층을 실리콘산화막 또는 실리콘질화막으로 형성하는 DRAM 제조 방법.
- 청구항 1에 있어서, 상기 간격 λ2을 상기 간격 λ1보다 크게하는 DRAM 제조 방법.
- 청구항 1에 있어서, 상기 스페이서의 폭(Width) ω이 λ1/2〈ω〈λ1인 DRAM 제조 방법.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019990013368A KR100325471B1 (ko) | 1999-04-15 | 1999-04-15 | 디램의 제조 방법 |
US09/544,548 US6316306B1 (en) | 1999-04-15 | 2000-04-06 | Memory cell array in a dynamic random access memory and method for fabricating the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019990013368A KR100325471B1 (ko) | 1999-04-15 | 1999-04-15 | 디램의 제조 방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20000066345A KR20000066345A (ko) | 2000-11-15 |
KR100325471B1 true KR100325471B1 (ko) | 2002-03-04 |
Family
ID=19580233
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019990013368A KR100325471B1 (ko) | 1999-04-15 | 1999-04-15 | 디램의 제조 방법 |
Country Status (2)
Country | Link |
---|---|
US (1) | US6316306B1 (ko) |
KR (1) | KR100325471B1 (ko) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100403629B1 (ko) | 2001-05-29 | 2003-10-30 | 삼성전자주식회사 | 반도체 메모리 소자 및 그 제조방법 |
JP2004193483A (ja) * | 2002-12-13 | 2004-07-08 | Renesas Technology Corp | 半導体記憶装置 |
KR100564801B1 (ko) * | 2003-12-30 | 2006-03-28 | 동부아남반도체 주식회사 | 반도체 제조 방법 |
KR100724568B1 (ko) * | 2005-10-12 | 2007-06-04 | 삼성전자주식회사 | 반도체 메모리 소자 및 그 제조방법 |
JP2007294629A (ja) * | 2006-04-25 | 2007-11-08 | Elpida Memory Inc | 半導体装置及びその製造方法 |
US11107785B2 (en) * | 2019-09-25 | 2021-08-31 | Nanya Technology Corporation | Semiconductor device with a plurality of landing pads and method for fabricating the same |
TWI727690B (zh) * | 2020-03-05 | 2021-05-11 | 華邦電子股份有限公司 | 非揮發性記憶體裝置及其製造方法 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02113570A (ja) * | 1988-10-22 | 1990-04-25 | Sony Corp | 半導体メモリ装置及びその製造方法 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0964179A (ja) * | 1995-08-25 | 1997-03-07 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
JP3686129B2 (ja) * | 1995-08-28 | 2005-08-24 | 株式会社日立製作所 | 半導体集積回路装置の製造方法 |
JP2803712B2 (ja) * | 1995-11-10 | 1998-09-24 | 日本電気株式会社 | 半導体記憶装置 |
JP2907122B2 (ja) * | 1996-05-30 | 1999-06-21 | 日本電気株式会社 | 半導体記憶装置の製造方法 |
-
1999
- 1999-04-15 KR KR1019990013368A patent/KR100325471B1/ko not_active IP Right Cessation
-
2000
- 2000-04-06 US US09/544,548 patent/US6316306B1/en not_active Expired - Lifetime
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02113570A (ja) * | 1988-10-22 | 1990-04-25 | Sony Corp | 半導体メモリ装置及びその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
US6316306B1 (en) | 2001-11-13 |
KR20000066345A (ko) | 2000-11-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3703885B2 (ja) | 半導体記憶装置とその製造方法 | |
US5336629A (en) | Folder Bitline DRAM having access transistors stacked above trench storage capacitors, each such transistor employing a planar semiconductor body which spans adjacent capacitors | |
US5410169A (en) | Dynamic random access memory having bit lines buried in semiconductor substrate | |
KR0141218B1 (ko) | 고집적 반도체장치의 제조방법 | |
US5798544A (en) | Semiconductor memory device having trench isolation regions and bit lines formed thereover | |
US6008513A (en) | Dynamic random access memory (DRAM) cells with minimum active cell areas using sidewall-space bit lines | |
US5049957A (en) | MOS type dynamic random access memory | |
US20090315143A1 (en) | Methods of Forming Integrated Circuit Devices Including Insulating Support Layers and Related Structures | |
KR100509210B1 (ko) | Dram셀장치및그의제조방법 | |
KR100438461B1 (ko) | 매립 비트라인 또는 트렌치 커패시터를 갖춘 dram구조체의 제조 방법 | |
US6373090B1 (en) | Scheme of capacitor and bit-line at same level and its fabrication method for 8F2 DRAM cell with minimum bit-line coupling noise | |
JPH0997882A (ja) | 半導体記憶装置及びその製造方法 | |
KR100325472B1 (ko) | 디램 메모리 셀의 제조 방법 | |
KR0151012B1 (ko) | 매몰 비트라인 디램 셀 및 제조방법 | |
KR0132831B1 (ko) | 매몰 비트라인과 핀구조 커패시터를 갖는 반도체장치 셀 제조방법 | |
US5536673A (en) | Method for making dynamic random access memory (DRAM) cells having large capacitor electrode plates for increased capacitance | |
US5231044A (en) | Method of making semiconductor memory elements | |
US5663093A (en) | Method for forming a cylindrical capacitor having a central spine | |
US6037209A (en) | Method for producing a DRAM cellular arrangement | |
KR100325471B1 (ko) | 디램의 제조 방법 | |
KR960006718B1 (ko) | 반도체 기억장치의 커패시터 및 그 제조방법 | |
KR100327139B1 (ko) | 트랜지스터를가지는메모리셀을포함하는반도체디바이스의제조방법 | |
US6518613B2 (en) | Memory cell configuration with capacitor on opposite surface of substrate and method for fabricating the same | |
US6653230B2 (en) | Semiconductor device having concave electrode and convex electrode and method of manufacturing thereof | |
US6350650B1 (en) | Method for fabricating a semiconductor memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
N231 | Notification of change of applicant | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130128 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20140122 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20150121 Year of fee payment: 14 |
|
FPAY | Annual fee payment |
Payment date: 20160121 Year of fee payment: 15 |
|
FPAY | Annual fee payment |
Payment date: 20170124 Year of fee payment: 16 |
|
FPAY | Annual fee payment |
Payment date: 20180122 Year of fee payment: 17 |
|
LAPS | Lapse due to unpaid annual fee |