KR100263457B1 - 집적 반도체 메모리 장치 - Google Patents
집적 반도체 메모리 장치 Download PDFInfo
- Publication number
- KR100263457B1 KR100263457B1 KR1019930010383A KR930010383A KR100263457B1 KR 100263457 B1 KR100263457 B1 KR 100263457B1 KR 1019930010383 A KR1019930010383 A KR 1019930010383A KR 930010383 A KR930010383 A KR 930010383A KR 100263457 B1 KR100263457 B1 KR 100263457B1
- Authority
- KR
- South Korea
- Prior art keywords
- write
- read
- memory
- address
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 16
- 238000000034 method Methods 0.000 title claims description 10
- 230000000873 masking effect Effects 0.000 claims description 13
- 238000006243 chemical reaction Methods 0.000 claims description 7
- 230000000630 rising effect Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 3
- 230000001419 dependent effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
- G11C7/103—Read-write modes for single port memories, i.e. having either a random port or a serial port using serially addressed read-write data registers
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Static Random-Access Memory (AREA)
- Noodles (AREA)
- Semiconductor Memories (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP92109690 | 1992-06-09 | ||
| EP92109690.5 | 1992-06-09 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR940001169A KR940001169A (ko) | 1994-01-10 |
| KR100263457B1 true KR100263457B1 (ko) | 2000-08-01 |
Family
ID=8209694
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019930010383A Expired - Lifetime KR100263457B1 (ko) | 1992-06-09 | 1993-06-09 | 집적 반도체 메모리 장치 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US5329493A (enExample) |
| JP (1) | JP3407934B2 (enExample) |
| KR (1) | KR100263457B1 (enExample) |
| AT (1) | ATE159377T1 (enExample) |
| DE (1) | DE59307527D1 (enExample) |
| HK (1) | HK1001934A1 (enExample) |
| TW (1) | TW226468B (enExample) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6011744A (en) * | 1997-07-16 | 2000-01-04 | Altera Corporation | Programmable logic device with multi-port memory |
| US6034857A (en) | 1997-07-16 | 2000-03-07 | Altera Corporation | Input/output buffer with overcurrent protection circuit |
| US6020760A (en) | 1997-07-16 | 2000-02-01 | Altera Corporation | I/O buffer circuit with pin multiplexing |
| US6151266A (en) * | 1997-10-03 | 2000-11-21 | International Business Machines Corporation | Asynchronous multiport register file with self resetting write operation |
| US6088812A (en) * | 1998-07-21 | 2000-07-11 | Micron Technology, Inc. | Sequential data transfer method |
| US6163819A (en) | 1998-07-21 | 2000-12-19 | Micron Technology, Inc. | Sequential data transfer circuit |
| US6316020B1 (en) * | 1999-08-26 | 2001-11-13 | Robert R. Whittle | Pharmaceutical formulations |
| CN103172393B (zh) * | 2013-02-26 | 2014-06-25 | 宝钢集团新疆八一钢铁有限公司 | 一种转炉铁水脱硫搅拌桨的浇铸生产方法 |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6072020A (ja) * | 1983-09-29 | 1985-04-24 | Nec Corp | デュアルポ−トメモリ回路 |
| JPH07111822B2 (ja) * | 1986-03-07 | 1995-11-29 | 株式会社日立製作所 | 半導体記憶装置 |
| DE3786358T2 (de) * | 1986-03-10 | 1993-10-14 | Nippon Electric Co | Halbleiterspeicher mit System zum seriellen Schnellzugriff. |
| JPH0740430B2 (ja) * | 1986-07-04 | 1995-05-01 | 日本電気株式会社 | メモリ装置 |
| JP2502292B2 (ja) * | 1986-09-01 | 1996-05-29 | キヤノン株式会社 | 光学変調素子の駆動法 |
| JPH083956B2 (ja) * | 1986-09-18 | 1996-01-17 | 日本テキサス・インスツルメンツ株式会社 | 半導体記憶装置 |
| US4789960A (en) * | 1987-01-30 | 1988-12-06 | Rca Licensing Corporation | Dual port video memory system having semi-synchronous data input and data output |
| US5093807A (en) * | 1987-12-23 | 1992-03-03 | Texas Instruments Incorporated | Video frame storage system |
| DE69020384T2 (de) * | 1989-02-27 | 1996-03-21 | Nippon Electric Co | Integrierte Halbleiterspeicherschaltung mit Möglichkeit zum Maskieren des Schreibens im Speicher. |
| JP2530055B2 (ja) * | 1990-08-30 | 1996-09-04 | 株式会社東芝 | 半導体集積回路 |
| DE69124932D1 (de) * | 1990-10-31 | 1997-04-10 | Ibm | Video-RAM mit schnellen Rücksetzung und Kopiermöglichkeit |
-
1993
- 1993-05-12 AT AT93107724T patent/ATE159377T1/de not_active IP Right Cessation
- 1993-05-12 DE DE59307527T patent/DE59307527D1/de not_active Expired - Lifetime
- 1993-05-26 TW TW082104174A patent/TW226468B/zh not_active IP Right Cessation
- 1993-06-04 JP JP16030193A patent/JP3407934B2/ja not_active Expired - Lifetime
- 1993-06-09 US US08/074,329 patent/US5329493A/en not_active Expired - Lifetime
- 1993-06-09 KR KR1019930010383A patent/KR100263457B1/ko not_active Expired - Lifetime
-
1998
- 1998-02-10 HK HK98100991A patent/HK1001934A1/xx not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| JP3407934B2 (ja) | 2003-05-19 |
| TW226468B (enExample) | 1994-07-11 |
| ATE159377T1 (de) | 1997-11-15 |
| KR940001169A (ko) | 1994-01-10 |
| US5329493A (en) | 1994-07-12 |
| DE59307527D1 (de) | 1997-11-20 |
| HK1001934A1 (en) | 1998-07-17 |
| JPH0696581A (ja) | 1994-04-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4849937A (en) | Digital delay unit with interleaved memory | |
| US5323358A (en) | Clock-synchronous semiconductor memory device and method for accessing the device | |
| KR930020435A (ko) | 파이프 라인 아키텍처로 배열된 어드레싱부 및 데이타 전송 경로를 갖고 있는 다이나믹 랜덤 억세스 메모리 장치 | |
| KR930024012A (ko) | 반도체 기억장치 | |
| KR100263457B1 (ko) | 집적 반도체 메모리 장치 | |
| KR930020459A (ko) | 간단화된 제어하에서 필요한 데이터를 융통성좋게 출력할 수 있는 반도체 메모리장치 및 동작방법 | |
| KR100355229B1 (ko) | 카스 명령의 동작 지연 기능을 구비한 반도체 메모리 장치및 이에 적용되는 버퍼와 신호전송 회로 | |
| US5269012A (en) | Stack memory system including an address buffer for generating a changed address by inverting an address bit | |
| US6842397B2 (en) | Clock-synchronous semiconductor memory device | |
| JPS61288240A (ja) | 半導体記憶装置 | |
| EP0239916A2 (en) | Semiconductor memory device having a test mode and a standard mode of operation | |
| US5150327A (en) | Semiconductor memory and video signal processing circuit having the same | |
| HK1001934B (en) | Integrated semi-conductor memory device | |
| KR970051300A (ko) | 고주파 시스템 클럭 신호에 적용될 수 있는 동기형 반도체 기억 장치 | |
| KR950020127A (ko) | 반도체 기억 회로 제어 방법 | |
| JP2000268566A (ja) | 同期型半導体記憶装置 | |
| JPH1069430A (ja) | 半導体記憶装置 | |
| JP2008090978A (ja) | 不揮発性半導体記憶装置 | |
| JP2692638B2 (ja) | 不揮発性半導体メモリ | |
| KR0121776B1 (ko) | 동기식 디램의 히든 셀프 리프레쉬 장치 | |
| JPS59168983A (ja) | 半導体記憶装置 | |
| JPS61289596A (ja) | 半導体記憶装置 | |
| US8010765B2 (en) | Semiconductor memory device and method for controlling clock latency according to reordering of burst data | |
| KR100481828B1 (ko) | 가변어드레스제어장치를이용한메모리제어방법 | |
| KR200148658Y1 (ko) | 피엘씨의 입/출력 카드 선택장치 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
Patent event code: PA01091R01D Comment text: Patent Application Patent event date: 19930609 |
|
| PG1501 | Laying open of application | ||
| A201 | Request for examination | ||
| PA0201 | Request for examination |
Patent event code: PA02012R01D Patent event date: 19970826 Comment text: Request for Examination of Application Patent event code: PA02011R01I Patent event date: 19930609 Comment text: Patent Application |
|
| E701 | Decision to grant or registration of patent right | ||
| PE0701 | Decision of registration |
Patent event code: PE07011S01D Comment text: Decision to Grant Registration Patent event date: 20000229 |
|
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
Comment text: Registration of Establishment Patent event date: 20000517 Patent event code: PR07011E01D |
|
| PR1002 | Payment of registration fee |
Payment date: 20000518 End annual number: 3 Start annual number: 1 |
|
| PG1601 | Publication of registration | ||
| PR1001 | Payment of annual fee |
Payment date: 20030422 Start annual number: 4 End annual number: 4 |
|
| PR1001 | Payment of annual fee |
Payment date: 20040421 Start annual number: 5 End annual number: 5 |
|
| PR1001 | Payment of annual fee |
Payment date: 20050428 Start annual number: 6 End annual number: 6 |
|
| PR1001 | Payment of annual fee |
Payment date: 20060503 Start annual number: 7 End annual number: 7 |
|
| PR1001 | Payment of annual fee |
Payment date: 20070430 Start annual number: 8 End annual number: 8 |
|
| PR1001 | Payment of annual fee |
Payment date: 20080429 Start annual number: 9 End annual number: 9 |
|
| PR1001 | Payment of annual fee |
Payment date: 20090512 Start annual number: 10 End annual number: 10 |
|
| PR1001 | Payment of annual fee |
Payment date: 20100512 Start annual number: 11 End annual number: 11 |
|
| PR1001 | Payment of annual fee |
Payment date: 20110506 Start annual number: 12 End annual number: 12 |
|
| FPAY | Annual fee payment |
Payment date: 20120504 Year of fee payment: 13 |
|
| PR1001 | Payment of annual fee |
Payment date: 20120504 Start annual number: 13 End annual number: 13 |
|
| EXPY | Expiration of term | ||
| PC1801 | Expiration of term |
Termination date: 20131209 Termination category: Expiration of duration |