KR100258986B1 - 두 개의 상호 비동기적인 버스들 사이의 데이터의 동기 전송에누적하는 시간 지연 감소 - Google Patents

두 개의 상호 비동기적인 버스들 사이의 데이터의 동기 전송에누적하는 시간 지연 감소 Download PDF

Info

Publication number
KR100258986B1
KR100258986B1 KR1019970708819A KR19970708819A KR100258986B1 KR 100258986 B1 KR100258986 B1 KR 100258986B1 KR 1019970708819 A KR1019970708819 A KR 1019970708819A KR 19970708819 A KR19970708819 A KR 19970708819A KR 100258986 B1 KR100258986 B1 KR 100258986B1
Authority
KR
South Korea
Prior art keywords
data
bus
buffer
flag
state device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
KR1019970708819A
Other languages
English (en)
Korean (ko)
Other versions
KR19990022339A (ko
Inventor
엘. 랜달 주니어 모우트
Original Assignee
윤종용
삼성전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 윤종용, 삼성전자주식회사 filed Critical 윤종용
Publication of KR19990022339A publication Critical patent/KR19990022339A/ko
Application granted granted Critical
Publication of KR100258986B1 publication Critical patent/KR100258986B1/ko
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
    • G06F13/4059—Coupling between buses using bus bridges where the bridge performs a synchronising function where the synchronisation uses buffers, e.g. for speed matching between buses
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Information Transfer Systems (AREA)
  • Bus Control (AREA)
  • Dram (AREA)
  • Accessory Devices And Overall Control Thereof (AREA)
KR1019970708819A 1995-06-07 1996-06-06 두 개의 상호 비동기적인 버스들 사이의 데이터의 동기 전송에누적하는 시간 지연 감소 Expired - Lifetime KR100258986B1 (ko)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US48350595A 1995-06-07 1995-06-07
US8/483,505 1995-06-07
US51054595A 1995-08-02 1995-08-02
US8/510,545 1995-08-02
PCT/US1996/008575 WO1996041268A1 (en) 1995-06-07 1996-06-06 Reducing cumulative time delay in synchronizing transfer of data between two mutually asynchronous buses

Publications (2)

Publication Number Publication Date
KR19990022339A KR19990022339A (ko) 1999-03-25
KR100258986B1 true KR100258986B1 (ko) 2000-06-15

Family

ID=27047672

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019970708819A Expired - Lifetime KR100258986B1 (ko) 1995-06-07 1996-06-06 두 개의 상호 비동기적인 버스들 사이의 데이터의 동기 전송에누적하는 시간 지연 감소

Country Status (11)

Country Link
US (1) US5764966A (https=)
EP (1) EP0834134B1 (https=)
JP (2) JP3873089B2 (https=)
KR (1) KR100258986B1 (https=)
CN (1) CN1093963C (https=)
AU (1) AU6035296A (https=)
DE (1) DE69634358T2 (https=)
IL (1) IL122260A (https=)
RU (1) RU2176814C2 (https=)
TW (1) TW303438B (https=)
WO (2) WO1996041267A1 (https=)

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5898889A (en) * 1996-04-30 1999-04-27 3Com Corporation Qualified burst cache for transfer of data between disparate clock domains
US6119190A (en) * 1996-11-06 2000-09-12 Intel Corporation Method to reduce system bus load due to USB bandwidth reclamation
JPH10269775A (ja) 1997-03-27 1998-10-09 Mitsubishi Electric Corp 半導体集積回路および位相同期ループ回路
ATE232317T1 (de) 1997-10-10 2003-02-15 Rambus Inc Verfahren und vorrichtung zur ausfallsicheren resynchronisation mit minimaler latenzzeit
US6055597A (en) * 1997-10-30 2000-04-25 Micron Electronics, Inc. Bi-directional synchronizing buffer system
US6076160A (en) * 1997-11-20 2000-06-13 Advanced Micro Devices, Inc. Hardware-based system for enabling data transfers between a CPU and chip set logic of a computer system on both edges of bus clock signal
US6279065B1 (en) * 1998-06-03 2001-08-21 Compaq Computer Corporation Computer system with improved memory access
US6366989B1 (en) * 1998-09-17 2002-04-02 Sun Microsystems, Inc. Programmable memory controller
HK1041530B (en) * 1998-10-30 2007-01-19 Avocent Huntsville Corp Split computer
US6418494B1 (en) 1998-10-30 2002-07-09 Cybex Computer Products Corporation Split computer architecture to separate user and processor while retaining original user interface
US6560652B1 (en) * 1998-11-20 2003-05-06 Legerity, Inc. Method and apparatus for accessing variable sized blocks of data
WO2001035234A1 (en) * 1999-11-05 2001-05-17 Analog Devices, Inc. Generic serial port architecture and system
EP1150467A1 (en) * 2000-04-28 2001-10-31 STMicroelectronics S.r.l. Encoder architecture for parallel busses
US6782486B1 (en) * 2000-08-11 2004-08-24 Advanced Micro Devices, Inc. Apparatus for stopping and starting a clock in a clock forwarded I/O system depending on the presence of valid data in a receive buffer
JP2003157228A (ja) * 2001-11-20 2003-05-30 Fujitsu Ltd データ転送回路
GB0204144D0 (en) * 2002-02-22 2002-04-10 Koninkl Philips Electronics Nv Transferring data between differently clocked busses
US7321623B2 (en) * 2002-10-01 2008-01-22 Avocent Corporation Video compression system
US20040111563A1 (en) * 2002-12-10 2004-06-10 Edirisooriya Samantha J. Method and apparatus for cache coherency between heterogeneous agents and limiting data transfers among symmetric processors
CN100370415C (zh) * 2003-04-26 2008-02-20 华为技术有限公司 基于fifo队列的数据包线速处理方法及其装置
CN1323529C (zh) * 2003-04-28 2007-06-27 华为技术有限公司 一种数字信号处理器内部数据传输的方法
US7269783B2 (en) 2003-04-30 2007-09-11 Lucent Technologies Inc. Method and apparatus for dedicated hardware and software split implementation of rate matching and de-matching
US9560371B2 (en) * 2003-07-30 2017-01-31 Avocent Corporation Video compression system
KR100546403B1 (ko) * 2004-02-19 2006-01-26 삼성전자주식회사 감소된 메모리 버스 점유 시간을 가지는 시리얼 플레쉬메모리 컨트롤러
US7457461B2 (en) * 2004-06-25 2008-11-25 Avocent Corporation Video compression noise immunity
JP2006113689A (ja) * 2004-10-12 2006-04-27 Fujitsu Ltd バスブリッジ装置およびデータ転送方法
JP4891253B2 (ja) * 2004-11-25 2012-03-07 テレコム・イタリア・エッセ・ピー・アー 移動体通信機器用の共用ｉｃカード及び無線トランシーバモジュール
JP4786262B2 (ja) * 2005-09-06 2011-10-05 ルネサスエレクトロニクス株式会社 インターフェイス回路
TWI310501B (en) * 2005-10-06 2009-06-01 Via Tech Inc Bus controller and data buffer allocation method
US20070147115A1 (en) * 2005-12-28 2007-06-28 Fong-Long Lin Unified memory and controller
US7519754B2 (en) * 2005-12-28 2009-04-14 Silicon Storage Technology, Inc. Hard disk drive cache memory and playback device
US7783820B2 (en) * 2005-12-30 2010-08-24 Avocent Corporation Packet-switched split computer having disassociated peripheral controller and plural data buses
US7793021B2 (en) 2006-01-05 2010-09-07 Freescale Semiconductor, Inc. Method for synchronizing a transmission of information and a device having synchronizing capabilities
MY149291A (en) * 2006-04-28 2013-08-30 Avocent Corp Dvc delta commands
CN100405343C (zh) * 2006-06-21 2008-07-23 北京中星微电子有限公司 一种异步数据缓存装置
JP4692632B2 (ja) 2006-07-25 2011-06-01 株式会社ニコン 画像処理方法、画像処理プログラム、および画像処理装置
WO2009069094A1 (en) * 2007-11-30 2009-06-04 Nxp B.V. Method and device for routing data between components
US8363766B2 (en) * 2008-06-06 2013-01-29 Freescale Semiconductor, Inc. Device and method of synchronizing signals
CN101944075B (zh) * 2010-07-21 2012-06-27 北京星网锐捷网络技术有限公司 总线系统、对低速总线设备进行读写操作的方法及装置
CN103440219B (zh) * 2013-08-23 2016-06-08 上海航天测控通信研究所 一种通用总线转换桥ip核
US9910818B2 (en) * 2013-10-02 2018-03-06 Lattice Semiconductor Corporation Serdes interface architecture for multi-processor systems
US20160173134A1 (en) * 2014-12-15 2016-06-16 Intel Corporation Enhanced Data Bus Invert Encoding for OR Chained Buses

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63255760A (ja) * 1987-04-14 1988-10-24 Mitsubishi Electric Corp 制御システム
US5117486A (en) * 1989-04-21 1992-05-26 International Business Machines Corp. Buffer for packetizing block of data with different sizes and rates received from first processor before transferring to second processor
EP0433520B1 (en) * 1989-12-22 1996-02-14 International Business Machines Corporation Elastic configurable buffer for buffering asynchronous data
US5274763A (en) * 1990-12-28 1993-12-28 Apple Computer, Inc. Data path apparatus for IO adapter
US5535341A (en) * 1994-02-24 1996-07-09 Intel Corporation Apparatus and method for determining the status of data buffers in a bridge between two buses during a flush operation

Also Published As

Publication number Publication date
JP2006202313A (ja) 2006-08-03
KR19990022339A (ko) 1999-03-25
EP0834134A4 (en) 2002-05-08
TW303438B (https=) 1997-04-21
EP0834134A1 (en) 1998-04-08
JP3873089B2 (ja) 2007-01-24
DE69634358D1 (de) 2005-03-24
CN1093963C (zh) 2002-11-06
AU6035296A (en) 1996-12-30
IL122260A0 (en) 1998-04-05
RU2176814C2 (ru) 2001-12-10
CN1192282A (zh) 1998-09-02
EP0834134B1 (en) 2005-02-16
WO1996041267A1 (en) 1996-12-19
IL122260A (en) 2001-01-11
JP4237769B2 (ja) 2009-03-11
DE69634358T2 (de) 2005-12-29
WO1996041268A1 (en) 1996-12-19
US5764966A (en) 1998-06-09
JPH11506851A (ja) 1999-06-15

Similar Documents

Publication Publication Date Title
KR100258986B1 (ko) 두 개의 상호 비동기적인 버스들 사이의 데이터의 동기 전송에누적하는 시간 지연 감소
KR100289443B1 (ko) 소스 동기화 준안정성 프리버스
US6157977A (en) Bus bridge and method for ordering read and write operations in a write posting system
EP1046111B1 (en) Data transferring in source-synchronous and common clock protocols
US5919254A (en) Method and apparatus for switching between source-synchronous and common clock data transfer modes in a multiple processing system
US6055597A (en) Bi-directional synchronizing buffer system
US5941960A (en) Host initiated PCI burst writes utilizing posted write buffers
CA2106271C (en) Single and multistage stage fifo designs for data transfer synchronizers
US5539739A (en) Asynchronous interface between parallel processor nodes
US6029253A (en) Method for synchronizing data with a bi-directional buffer
US5710892A (en) System and method for asynchronous dual bus conversion using double state machines
US5745731A (en) Dual channel FIFO circuit with a single ported SRAM
US5185879A (en) Cache system and control method therefor
EP1750203B1 (en) Data bus mechanism for dynamic source synchronized sampling adjust
EP0829095B1 (en) Method and apparatus for reducing latency time on an interface by overlapping transmitted packets
TW381222B (en) Dynamic retry implementation for the PCI bus based on posted transactions on the PCI bus
EP0837398A2 (en) Host interface circuit for image forming apparatus
EP0988603B1 (en) Method and arrangement for connecting processor to asic
JP2004326222A (ja) データ処理システム
KR100593787B1 (ko) 통신 버스에서의 차동 스트로빙 방법 및 장치
US7181292B2 (en) System control method, control processing system, and control processing apparatus
JP3179250B2 (ja) バスドライバレシーバ集積回路
KR19980073408A (ko) 로컬버스의 읽기 데이터 버퍼
JPH04359290A (ja) 中間バッファをもつビデオ用メモリシステムおよびメモリの表示方法
JPH10143650A (ja) バッファ制御システムおよびバッファ制御回路

Legal Events

Date Code Title Description
PA0105 International application

Patent event date: 19971204

Patent event code: PA01051R01D

Comment text: International Patent Application

A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19971210

Comment text: Request for Examination of Application

N231 Notification of change of applicant
PN2301 Change of applicant

Patent event date: 19980311

Comment text: Notification of Change of Applicant

Patent event code: PN23011R01D

PG1501 Laying open of application
E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20000228

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20000316

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20000317

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20030207

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20040206

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20050202

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20060207

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20070228

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20080303

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20090309

Start annual number: 10

End annual number: 10

PR1001 Payment of annual fee

Payment date: 20100315

Start annual number: 11

End annual number: 11

PR1001 Payment of annual fee

Payment date: 20110302

Start annual number: 12

End annual number: 12

PR1001 Payment of annual fee

Payment date: 20120229

Start annual number: 13

End annual number: 13

FPAY Annual fee payment

Payment date: 20130228

Year of fee payment: 14

PR1001 Payment of annual fee

Payment date: 20130228

Start annual number: 14

End annual number: 14

FPAY Annual fee payment

Payment date: 20140228

Year of fee payment: 15

PR1001 Payment of annual fee

Payment date: 20140228

Start annual number: 15

End annual number: 15

FPAY Annual fee payment

Payment date: 20150302

Year of fee payment: 16

PR1001 Payment of annual fee

Payment date: 20150302

Start annual number: 16

End annual number: 16

EXPY Expiration of term
PC1801 Expiration of term

Termination date: 20161206

Termination category: Expiration of duration