KR100187872B1 - 반도체 칩 커프 소거 방법 및 그에 따른 반도체 칩과 이로부터 형성된 전자 모듈 - Google Patents

반도체 칩 커프 소거 방법 및 그에 따른 반도체 칩과 이로부터 형성된 전자 모듈 Download PDF

Info

Publication number
KR100187872B1
KR100187872B1 KR1019950028943A KR19950028943A KR100187872B1 KR 100187872 B1 KR100187872 B1 KR 100187872B1 KR 1019950028943 A KR1019950028943 A KR 1019950028943A KR 19950028943 A KR19950028943 A KR 19950028943A KR 100187872 B1 KR100187872 B1 KR 100187872B1
Authority
KR
South Korea
Prior art keywords
chip
chips
metal layer
region
transfer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019950028943A
Other languages
English (en)
Korean (ko)
Other versions
KR960012334A (ko
Inventor
루이스 버틴 클로드
존 하웰 웨인
주니어 케네스 에드워드 바일스타인
해리슨 도벤스펙 티모시
Original Assignee
포만 제프리 엘
인터내셔널 비지네스 머신즈 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 포만 제프리 엘, 인터내셔널 비지네스 머신즈 코포레이션 filed Critical 포만 제프리 엘
Publication of KR960012334A publication Critical patent/KR960012334A/ko
Application granted granted Critical
Publication of KR100187872B1 publication Critical patent/KR100187872B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/834—Interconnections on sidewalls of chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/20—Configurations of stacked chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/20—Configurations of stacked chips
    • H10W90/297—Configurations of stacked chips characterised by the through-semiconductor vias [TSVs] in the stacked chips

Landscapes

  • Dicing (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
KR1019950028943A 1994-09-06 1995-09-05 반도체 칩 커프 소거 방법 및 그에 따른 반도체 칩과 이로부터 형성된 전자 모듈 Expired - Fee Related KR100187872B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US8/301,290 1994-09-06
US08/301,290 1994-09-06
US08/301,290 US5596226A (en) 1994-09-06 1994-09-06 Semiconductor chip having a chip metal layer and a transfer metal and corresponding electronic module

Publications (2)

Publication Number Publication Date
KR960012334A KR960012334A (ko) 1996-04-20
KR100187872B1 true KR100187872B1 (ko) 1999-06-01

Family

ID=23162741

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950028943A Expired - Fee Related KR100187872B1 (ko) 1994-09-06 1995-09-05 반도체 칩 커프 소거 방법 및 그에 따른 반도체 칩과 이로부터 형성된 전자 모듈

Country Status (5)

Country Link
US (4) US5596226A (https=)
EP (1) EP0701284A1 (https=)
JP (1) JP3137565B2 (https=)
KR (1) KR100187872B1 (https=)
TW (1) TW290729B (https=)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3537447B2 (ja) 1996-10-29 2004-06-14 トル‐シ・テクノロジーズ・インコーポレイテッド 集積回路及びその製造方法
US6498074B2 (en) 1996-10-29 2002-12-24 Tru-Si Technologies, Inc. Thinning and dicing of semiconductor wafers using dry etch, and obtaining semiconductor chips with rounded bottom edges and corners
US6882030B2 (en) 1996-10-29 2005-04-19 Tru-Si Technologies, Inc. Integrated circuit structures with a conductor formed in a through hole in a semiconductor substrate and protruding from a surface of the substrate
US5793103A (en) * 1997-05-08 1998-08-11 International Business Machines Corporation Insulated cube with exposed wire lead
US6188062B1 (en) * 1998-04-08 2001-02-13 Hoetron, Inc. Laser/detector hybrid with integrated mirror and diffracted returned beam
US6211050B1 (en) * 1999-03-03 2001-04-03 Chartered Semiconductor Manufacturing Ltd. Fill pattern in kerf areas to prevent localized non-uniformities of insulating layers at die corners on semiconductor substrates
US6419554B2 (en) * 1999-06-24 2002-07-16 Micron Technology, Inc. Fixed abrasive chemical-mechanical planarization of titanium nitride
US6322903B1 (en) 1999-12-06 2001-11-27 Tru-Si Technologies, Inc. Package of integrated circuits and vertical integration
US6350625B1 (en) * 2000-12-28 2002-02-26 International Business Machines Corporation Optoelectronic packaging submount arrangement providing 90 degree electrical conductor turns and method of forming thereof
US6717254B2 (en) 2001-02-22 2004-04-06 Tru-Si Technologies, Inc. Devices having substrates with opening passing through the substrates and conductors in the openings, and methods of manufacture
US6787916B2 (en) 2001-09-13 2004-09-07 Tru-Si Technologies, Inc. Structures having a substrate with a cavity and having an integrated circuit bonded to a contact pad located in the cavity
US6908845B2 (en) * 2002-03-28 2005-06-21 Intel Corporation Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme
US6848177B2 (en) * 2002-03-28 2005-02-01 Intel Corporation Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme
US20030183943A1 (en) * 2002-03-28 2003-10-02 Swan Johanna M. Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme
US6951801B2 (en) * 2003-01-27 2005-10-04 Freescale Semiconductor, Inc. Metal reduction in wafer scribe area
DE10324502B3 (de) * 2003-05-26 2005-04-21 Infineon Technologies Ag Photomaske, sowie Verfahren zur Herstellung von Halbleiter-Bauelementen
US7115997B2 (en) * 2003-11-19 2006-10-03 International Business Machines Corporation Seedless wirebond pad plating
EP1774587B1 (en) * 2004-07-26 2009-10-07 Nxp B.V. Wafer with improved conductive loops in the dicing lines
DE102004058411B3 (de) * 2004-12-03 2006-08-17 Infineon Technologies Ag Halbleiterwafer mit einer Teststruktur und Verfahren
WO2007066409A1 (ja) * 2005-12-09 2007-06-14 Spansion Llc 半導体装置およびその製造方法
CA2682761C (en) * 2007-04-04 2015-10-13 Network Biosystems, Inc. Methods for rapid multiplexed amplification of target nucleic acids
JP4815623B2 (ja) * 2007-09-07 2011-11-16 三菱電機株式会社 高周波受動素子およびその製造方法
US7964976B2 (en) * 2008-08-20 2011-06-21 Headway Technologies, Inc. Layered chip package and method of manufacturing same
EP2443254A2 (en) 2009-06-15 2012-04-25 NetBio, Inc. Improved methods for forensic dna quantitation
US8457920B2 (en) * 2010-05-28 2013-06-04 International Business Machines Corporation Performance improvement for a multi-chip system via kerf area interconnect
US9484316B2 (en) * 2013-11-01 2016-11-01 Infineon Technologies Ag Semiconductor devices and methods of forming thereof
US9583410B2 (en) 2014-03-21 2017-02-28 International Business Machines Corporation Volumetric integrated circuit and volumetric integrated circuit manufacturing method
US11183765B2 (en) 2020-02-05 2021-11-23 Samsung Electro-Mechanics Co., Ltd. Chip radio frequency package and radio frequency module
US11101840B1 (en) 2020-02-05 2021-08-24 Samsung Electro-Mechanics Co., Ltd. Chip radio frequency package and radio frequency module

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1212279B (de) * 1961-05-19 1966-03-10 Terrapin Overseas Ltd Gebaeude mit Platten, die zwischen Stuetzen verlaufende Waende bilden
DE1591105A1 (de) * 1967-12-06 1970-09-24 Itt Ind Gmbh Deutsche Verfahren zum Herstellen von Festkoerperschaltungen
US3859127A (en) * 1972-01-24 1975-01-07 Motorola Inc Method and material for passivating the junctions of mesa type semiconductor devices
JPS57154838A (en) * 1981-03-20 1982-09-24 Internatl Rectifier Corp Japan Ltd Chemical etching liquid for semiconductor silicon wafer
US4500905A (en) * 1981-09-30 1985-02-19 Tokyo Shibaura Denki Kabushiki Kaisha Stacked semiconductor device with sloping sides
JPS61288455A (ja) * 1985-06-17 1986-12-18 Fujitsu Ltd 多層半導体装置の製造方法
US5196378A (en) * 1987-12-17 1993-03-23 Texas Instruments Incorporated Method of fabricating an integrated circuit having active regions near a die edge
EP0393635B1 (en) * 1989-04-21 1997-09-03 Nec Corporation Semiconductor device having multi-level wirings
US5104820A (en) * 1989-07-07 1992-04-14 Irvine Sensors Corporation Method of fabricating electronic circuitry unit containing stacked IC layers having lead rerouting
JP2515408B2 (ja) * 1989-10-31 1996-07-10 株式会社東芝 バイポ−ラ型半導体装置
US5126231A (en) * 1990-02-26 1992-06-30 Applied Materials, Inc. Process for multi-layer photoresist etching with minimal feature undercut and unchanging photoresist load during etch
JP2978533B2 (ja) * 1990-06-15 1999-11-15 株式会社日立製作所 半導体集積回路装置
US5397916A (en) * 1991-12-10 1995-03-14 Normington; Peter J. C. Semiconductor device including stacked die
US5266833A (en) * 1992-03-30 1993-11-30 Capps David F Integrated circuit bus structure
US5259925A (en) * 1992-06-05 1993-11-09 Mcdonnell Douglas Corporation Method of cleaning a plurality of semiconductor devices
US5324687A (en) * 1992-10-16 1994-06-28 General Electric Company Method for thinning of integrated circuit chips for lightweight packaged electronic systems
US5249728A (en) * 1993-03-10 1993-10-05 Atmel Corporation Bumpless bonding process having multilayer metallization
US5532174A (en) * 1994-04-22 1996-07-02 Lsi Logic Corporation Wafer level integrated circuit testing with a sacrificial metal layer

Also Published As

Publication number Publication date
US5670428A (en) 1997-09-23
US5804464A (en) 1998-09-08
US5596226A (en) 1997-01-21
KR960012334A (ko) 1996-04-20
US5644162A (en) 1997-07-01
EP0701284A1 (en) 1996-03-13
JPH0883888A (ja) 1996-03-26
JP3137565B2 (ja) 2001-02-26
TW290729B (https=) 1996-11-11

Similar Documents

Publication Publication Date Title
KR100187872B1 (ko) 반도체 칩 커프 소거 방법 및 그에 따른 반도체 칩과 이로부터 형성된 전자 모듈
JP3792954B2 (ja) 半導体装置の製造方法
US5608264A (en) Surface mountable integrated circuit with conductive vias
US5618752A (en) Method of fabrication of surface mountable integrated circuits
US5646067A (en) Method of bonding wafers having vias including conductive material
US5682062A (en) System for interconnecting stacked integrated circuits
KR100656218B1 (ko) 반도체 또는 유전체 웨이퍼 상에 제조된 패키지 상의 시스템
EP1316112B1 (en) Improved chip crack stop design for semiconductor chips
JP2889160B2 (ja) 集積化表面素子間結線を備えた半導体チップおよび電子モジュールとその製作方法
CN113838823B (zh) 晶片键合结构及其制作方法
US5668409A (en) Integrated circuit with edge connections and method
EP0593666A1 (en) Fabricating electronic circuitry unit containing stacked ic layers having lead rerouting
US20250300042A1 (en) Semiconductor devices including a through-hole electrode
US9059110B2 (en) Reduction of fluorine contamination of bond pads of semiconductor devices
KR100691051B1 (ko) 반도체 디바이스 및 본드 패드 형성 프로세스
US20130344695A1 (en) Semiconductor chips and methods of forming the same
KR100787371B1 (ko) 전극 및 반도체 장치 제조 방법
US7682957B2 (en) Method of forming pad and fuse in semiconductor device
JP3729680B2 (ja) 半導体装置の製造方法および半導体装置
EP4016616A1 (en) Novel lga architecture for improving reliability performance of metal defined pads
CN110767605B (zh) 一种金属衬垫的形成方法
US5610100A (en) Method for concurrently forming holes for interconnection between different conductive layers and a substrate element or circuit element close to the substrate surface
CN111244072B (zh) 半导体器件
CN117438393A (zh) 一种半导体结构及其形成方法
KR20250142060A (ko) 반도체 장치 및 반도체 장치의 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

FPAY Annual fee payment

Payment date: 20011107

Year of fee payment: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20030109

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20030109

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000