JPWO2023209493A5 - - Google Patents

Info

Publication number
JPWO2023209493A5
JPWO2023209493A5 JP2024517603A JP2024517603A JPWO2023209493A5 JP WO2023209493 A5 JPWO2023209493 A5 JP WO2023209493A5 JP 2024517603 A JP2024517603 A JP 2024517603A JP 2024517603 A JP2024517603 A JP 2024517603A JP WO2023209493 A5 JPWO2023209493 A5 JP WO2023209493A5
Authority
JP
Japan
Prior art keywords
layer
conductive layer
opening
region
conductive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2024517603A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2023209493A1 (https=
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/IB2023/053893 external-priority patent/WO2023209493A1/ja
Publication of JPWO2023209493A1 publication Critical patent/JPWO2023209493A1/ja
Publication of JPWO2023209493A5 publication Critical patent/JPWO2023209493A5/ja
Pending legal-status Critical Current

Links

JP2024517603A 2022-04-29 2023-04-17 Pending JPWO2023209493A1 (https=)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2022075585 2022-04-29
JP2022082447 2022-05-19
JP2022103594 2022-06-28
PCT/IB2023/053893 WO2023209493A1 (ja) 2022-04-29 2023-04-17 半導体装置及び半導体装置の作製方法

Publications (2)

Publication Number Publication Date
JPWO2023209493A1 JPWO2023209493A1 (https=) 2023-11-02
JPWO2023209493A5 true JPWO2023209493A5 (https=) 2026-04-15

Family

ID=88518014

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2024517603A Pending JPWO2023209493A1 (https=) 2022-04-29 2023-04-17

Country Status (5)

Country Link
US (1) US20250241144A1 (https=)
JP (1) JPWO2023209493A1 (https=)
KR (1) KR20250003948A (https=)
CN (1) CN119072790A (https=)
WO (1) WO2023209493A1 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2024142362A (ja) * 2023-03-30 2024-10-11 エイブリック株式会社 容量素子及び半導体装置
US20250164740A1 (en) * 2023-11-21 2025-05-22 Meta Platforms Technologies, Llc Landscape display and orientation arrangement for virtual reality headsets
WO2025219847A1 (ja) * 2024-04-19 2025-10-23 株式会社半導体エネルギー研究所 表示装置
WO2026047499A1 (ja) * 2024-08-30 2026-03-05 株式会社半導体エネルギー研究所 半導体装置

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5716445B2 (ja) * 2011-02-21 2015-05-13 富士通株式会社 縦型電界効果トランジスタとその製造方法及び電子機器
US8871576B2 (en) * 2011-02-28 2014-10-28 International Business Machines Corporation Silicon nanotube MOSFET
TWI685113B (zh) * 2015-02-11 2020-02-11 日商半導體能源研究所股份有限公司 半導體裝置及其製造方法
JP2017168761A (ja) * 2016-03-18 2017-09-21 株式会社ジャパンディスプレイ 半導体装置
KR20190076045A (ko) 2016-11-10 2019-07-01 가부시키가이샤 한도오따이 에네루기 켄큐쇼 표시 장치 및 표시 장치의 구동 방법
US10312239B2 (en) * 2017-03-16 2019-06-04 Toshiba Memory Corporation Semiconductor memory including semiconductor oxie

Similar Documents

Publication Publication Date Title
JPWO2023203425A5 (https=)
JPWO2023209493A5 (https=)
CN109585304B (zh) 显示面板、阵列基板、薄膜晶体管及其制造方法
WO2015096314A1 (zh) 阵列基板及其制造方法、显示装置
WO2014127579A1 (zh) 薄膜晶体管阵列基板、制造方法及显示装置
JP2009158941A5 (https=)
JP2001168306A5 (https=)
KR20090059754A (ko) 표시 기판 및 표시 기판의 제조 방법
JP2009533874A5 (https=)
JP2008015510A5 (https=)
JP2009246348A5 (https=)
JP2009033134A5 (https=)
JP2009231828A5 (https=)
JP2005123243A5 (https=)
CN107735853B (zh) 薄膜晶体管制造方法及阵列基板
CN113782493A (zh) 阵列基板的制备方法及阵列基板
TWI710135B (zh) 半導體晶片及其製造方法
CN105529274B (zh) 薄膜晶体管的制作方法、阵列基板和显示装置
JP2025518596A5 (https=)
JP2007034285A5 (https=)
CN106298916A (zh) 半导体元件及其制作方法
CN110931509B (zh) 阵列基板及其制备方法
CN106611794B (zh) 薄膜晶体管及其制作方法
CN115249617B (zh) 半导体器件及其制备方法
CN103208458B (zh) 嵌入式闪存的制造方法