JPWO2023127385A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2023127385A5 JPWO2023127385A5 JP2023570747A JP2023570747A JPWO2023127385A5 JP WO2023127385 A5 JPWO2023127385 A5 JP WO2023127385A5 JP 2023570747 A JP2023570747 A JP 2023570747A JP 2023570747 A JP2023570747 A JP 2023570747A JP WO2023127385 A5 JPWO2023127385 A5 JP WO2023127385A5
- Authority
- JP
- Japan
- Prior art keywords
- contacts
- semiconductor chip
- power supply
- back surface
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2021212959 | 2021-12-27 | ||
| PCT/JP2022/044249 WO2023127385A1 (ja) | 2021-12-27 | 2022-11-30 | 半導体集積回路装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPWO2023127385A1 JPWO2023127385A1 (https=) | 2023-07-06 |
| JPWO2023127385A5 true JPWO2023127385A5 (https=) | 2024-09-11 |
Family
ID=86998906
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2023570747A Pending JPWO2023127385A1 (https=) | 2021-12-27 | 2022-11-30 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US20240347460A1 (https=) |
| JP (1) | JPWO2023127385A1 (https=) |
| CN (1) | CN118355485A (https=) |
| WO (1) | WO2023127385A1 (https=) |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2005032839A (ja) * | 2003-07-08 | 2005-02-03 | Toshiba Microelectronics Corp | 半導体集積回路及びマスターチップ |
| JP2018182213A (ja) * | 2017-04-19 | 2018-11-15 | 富士通株式会社 | 半導体装置及び半導体装置の製造方法 |
| CN112753098B (zh) * | 2018-09-28 | 2024-10-18 | 株式会社索思未来 | 半导体装置 |
| JP7307355B2 (ja) * | 2018-09-28 | 2023-07-12 | 株式会社ソシオネクスト | 半導体集積回路装置および半導体パッケージ構造 |
| JP7315016B2 (ja) * | 2019-10-11 | 2023-07-26 | 株式会社ソシオネクスト | 半導体装置 |
-
2022
- 2022-11-30 JP JP2023570747A patent/JPWO2023127385A1/ja active Pending
- 2022-11-30 CN CN202280080227.4A patent/CN118355485A/zh active Pending
- 2022-11-30 WO PCT/JP2022/044249 patent/WO2023127385A1/ja not_active Ceased
-
2024
- 2024-06-24 US US18/752,353 patent/US20240347460A1/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7426547B2 (ja) | 半導体素子のモノリシック3d集積を行うためのアーキテクチャ | |
| TWI613772B (zh) | 薄型扇出式多晶片堆疊封裝構造 | |
| CN109087905B (zh) | 半导体封装装置及其半导体配线基板 | |
| JP2020102613A5 (https=) | ||
| JP7307355B2 (ja) | 半導体集積回路装置および半導体パッケージ構造 | |
| JP2006093189A5 (https=) | ||
| JP2000036510A (ja) | 集積回路用ボンド・パッド設計 | |
| WO2016026199A1 (zh) | 芯片封装模组 | |
| JP2010278040A5 (ja) | 半導体装置の製造方法 | |
| JPWO2021070366A5 (https=) | ||
| JPWO2023189053A5 (https=) | ||
| JP2008078367A5 (https=) | ||
| CN110518024A (zh) | 一种阵列基板、显示面板及显示装置 | |
| TW201814863A (zh) | 半導體裝置 | |
| CN101615605B (zh) | 半导体集成电路 | |
| JPWO2023127385A5 (https=) | ||
| KR930005493B1 (ko) | 반도체집적회로장치 | |
| TW201906123A (zh) | 半導體封裝裝置及其半導體配線基板 | |
| CN101533813B (zh) | 一种降低寄生电容的接触焊盘及其制备方法 | |
| TW202404013A (zh) | 晶片封裝單元及其製造方法及由其所堆疊形成的封裝結構 | |
| JP2013062296A5 (https=) | ||
| JP2013229470A5 (https=) | ||
| CN110223922B (zh) | 一种晶圆结构及其制造方法、芯片结构 | |
| TW200830528A (en) | Chip package | |
| JP3829562B2 (ja) | マルチチップ、マルチチップパッケージ、半導体装置および電子機器 |