JPWO2021095401A1 - - Google Patents

Info

Publication number
JPWO2021095401A1
JPWO2021095401A1 JP2021555946A JP2021555946A JPWO2021095401A1 JP WO2021095401 A1 JPWO2021095401 A1 JP WO2021095401A1 JP 2021555946 A JP2021555946 A JP 2021555946A JP 2021555946 A JP2021555946 A JP 2021555946A JP WO2021095401 A1 JPWO2021095401 A1 JP WO2021095401A1
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2021555946A
Other languages
Japanese (ja)
Other versions
JP7243856B2 (ja
JPWO2021095401A5 (https=
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPWO2021095401A1 publication Critical patent/JPWO2021095401A1/ja
Publication of JPWO2021095401A5 publication Critical patent/JPWO2021095401A5/ja
Application granted granted Critical
Publication of JP7243856B2 publication Critical patent/JP7243856B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0201Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203Cooling of mounted components
    • H05K1/0204Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
    • H05K1/0206Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate by printed thermal vias
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W40/00Arrangements for thermal protection or thermal control
    • H10W40/20Arrangements for cooling
    • H10W40/22Arrangements for cooling characterised by their shape, e.g. having conical or cylindrical projections
    • H10W40/226Arrangements for cooling characterised by their shape, e.g. having conical or cylindrical projections characterised by projecting parts, e.g. fins to increase surface area
    • H10W40/228Arrangements for cooling characterised by their shape, e.g. having conical or cylindrical projections characterised by projecting parts, e.g. fins to increase surface area the projecting parts being wire-shaped or pin-shaped
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/69Insulating materials thereof
    • H10W70/692Ceramics or glasses
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0306Inorganic insulating substrates, e.g. ceramic, glass
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/095Conductive through-holes or vias
    • H05K2201/096Vertically aligned vias, holes or stacked vias
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09818Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09827Tapered, e.g. tapered hole, via or groove
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/11Treatments characterised by their effect, e.g. heating, cooling, roughening
    • H05K2203/1126Firing, i.e. heating a powder or paste above the melting temperature of at least one of its constituents
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4644Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68Shapes or dispositions thereof
    • H10W70/685Shapes or dispositions thereof comprising multiple insulating layers

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Inorganic Chemistry (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Structure Of Printed Boards (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
JP2021555946A 2019-11-14 2020-10-06 回路基板及び回路基板の製造方法 Active JP7243856B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2019206202 2019-11-14
JP2019206202 2019-11-14
PCT/JP2020/037876 WO2021095401A1 (ja) 2019-11-14 2020-10-06 回路基板及び回路基板の製造方法

Publications (3)

Publication Number Publication Date
JPWO2021095401A1 true JPWO2021095401A1 (https=) 2021-05-20
JPWO2021095401A5 JPWO2021095401A5 (https=) 2022-07-20
JP7243856B2 JP7243856B2 (ja) 2023-03-22

Family

ID=75912649

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2021555946A Active JP7243856B2 (ja) 2019-11-14 2020-10-06 回路基板及び回路基板の製造方法

Country Status (5)

Country Link
US (1) US12133328B2 (https=)
JP (1) JP7243856B2 (https=)
CN (1) CN114747301B (https=)
DE (1) DE112020004962T5 (https=)
WO (1) WO2021095401A1 (https=)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20240072459A1 (en) * 2022-08-31 2024-02-29 Innolux Corporation Electrical connection structure and electronic device
WO2025173541A1 (ja) * 2024-02-13 2025-08-21 株式会社村田製作所 回路基板

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6196548U (https=) * 1984-11-30 1986-06-21
JPH0714421A (ja) * 1993-06-23 1995-01-17 Murata Mfg Co Ltd バイアホール用導電性ペーストおよびそれを用いた多層セラミック基板
US5386339A (en) * 1993-07-29 1995-01-31 Hughes Aircraft Company Monolithic microelectronic circuit package including low-temperature-cofired-ceramic (LTCC) tape dielectric structure and in-situ heat sink
JP2001068857A (ja) * 1999-07-19 2001-03-16 Internatl Business Mach Corp <Ibm> 多層セラミック基板およびその製造方法
JP2002234781A (ja) * 2001-02-06 2002-08-23 Murata Mfg Co Ltd 銅メタライズ組成物ならびにそれを用いたセラミック配線基板およびその製造方法
JP2005332939A (ja) * 2004-05-19 2005-12-02 Kyocera Corp 複合シート及び積層部品並びにその製造方法
WO2007007451A1 (ja) * 2005-07-12 2007-01-18 Murata Manufacturing Co., Ltd. 多層配線基板及びその製造方法
JP2007208193A (ja) * 2006-02-06 2007-08-16 Alps Electric Co Ltd セラミック基板
JP2008186919A (ja) * 2007-01-29 2008-08-14 Alps Electric Co Ltd 積層セラミック配線板
JP2010171157A (ja) * 2009-01-22 2010-08-05 Sanyo Electric Co Ltd 電子素子用パッケージ及び電子部品
JP2011077487A (ja) * 2009-10-01 2011-04-14 Samsung Electro-Mechanics Co Ltd 多層セラミック基板及びその製造方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005026368A (ja) * 2003-06-30 2005-01-27 Tdk Corp 放熱用ビアホールを備えた積層基板および該基板を用いたパワーアンプモジュール
EP1686655A4 (en) * 2003-11-17 2008-02-13 Jsr Corp Anisotropic conductive sheet, manufacturing method thereof, and product using the same
JP4780939B2 (ja) 2004-07-28 2011-09-28 京セラ株式会社 発光装置
JP4507012B2 (ja) * 2006-01-23 2010-07-21 日立金属株式会社 多層セラミック基板
JP4573185B2 (ja) * 2007-10-18 2010-11-04 日立金属株式会社 セラミック積層基板ならびにセラミック積層電子部品の製造方法
JP5024348B2 (ja) * 2009-03-23 2012-09-12 株式会社デンソー 基板の表面に樹脂絶縁膜のパターンを形成する方法及び半導体装置
US8563873B2 (en) * 2009-03-31 2013-10-22 Ibiden Co., Ltd. Substrate with metal film and method for manufacturing the same
WO2010144792A1 (en) * 2009-06-11 2010-12-16 Rogers Corporation Dielectric materials, methods of forming subassemblies therefrom, and the subassemblies formed therewith
JP2012009609A (ja) * 2010-06-24 2012-01-12 Jtekt Corp 多層回路基板
JP2015038910A (ja) * 2012-07-13 2015-02-26 イビデン株式会社 配線板及びその製造方法
JP2015038909A (ja) * 2012-07-13 2015-02-26 イビデン株式会社 配線板及びその製造方法
JP6252000B2 (ja) * 2013-07-09 2017-12-27 三菱電機株式会社 基板
JP5999063B2 (ja) * 2013-10-08 2016-09-28 株式会社村田製作所 セラミック多層基板
WO2017047647A1 (ja) 2015-09-18 2017-03-23 株式会社村田製作所 セラミック多層基板
JP6516023B2 (ja) * 2016-01-07 2019-05-22 株式会社村田製作所 多層基板、電子機器及び多層基板の製造方法

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6196548U (https=) * 1984-11-30 1986-06-21
JPH0714421A (ja) * 1993-06-23 1995-01-17 Murata Mfg Co Ltd バイアホール用導電性ペーストおよびそれを用いた多層セラミック基板
US5386339A (en) * 1993-07-29 1995-01-31 Hughes Aircraft Company Monolithic microelectronic circuit package including low-temperature-cofired-ceramic (LTCC) tape dielectric structure and in-situ heat sink
JP2001068857A (ja) * 1999-07-19 2001-03-16 Internatl Business Mach Corp <Ibm> 多層セラミック基板およびその製造方法
JP2002234781A (ja) * 2001-02-06 2002-08-23 Murata Mfg Co Ltd 銅メタライズ組成物ならびにそれを用いたセラミック配線基板およびその製造方法
JP2005332939A (ja) * 2004-05-19 2005-12-02 Kyocera Corp 複合シート及び積層部品並びにその製造方法
WO2007007451A1 (ja) * 2005-07-12 2007-01-18 Murata Manufacturing Co., Ltd. 多層配線基板及びその製造方法
JP2007208193A (ja) * 2006-02-06 2007-08-16 Alps Electric Co Ltd セラミック基板
JP2008186919A (ja) * 2007-01-29 2008-08-14 Alps Electric Co Ltd 積層セラミック配線板
JP2010171157A (ja) * 2009-01-22 2010-08-05 Sanyo Electric Co Ltd 電子素子用パッケージ及び電子部品
JP2011077487A (ja) * 2009-10-01 2011-04-14 Samsung Electro-Mechanics Co Ltd 多層セラミック基板及びその製造方法

Also Published As

Publication number Publication date
US20220272837A1 (en) 2022-08-25
JP7243856B2 (ja) 2023-03-22
US12133328B2 (en) 2024-10-29
CN114747301B (zh) 2024-06-04
WO2021095401A1 (ja) 2021-05-20
DE112020004962T5 (de) 2022-06-30
CN114747301A (zh) 2022-07-12

Similar Documents

Publication Publication Date Title
BR112019017762A2 (https=)
BR112021017339A2 (https=)
BR112021018450A2 (https=)
BR112021017637A2 (https=)
BR112021017892A2 (https=)
BR112021017782A2 (https=)
BR112021016821A2 (https=)
BR112021017939A2 (https=)
BR112021017738A2 (https=)
BR112021016996A2 (https=)
BR112021008711A2 (https=)
BR112019016141A2 (https=)
BR112021017728A2 (https=)
AU2020104490A5 (https=)
BR112021013944A2 (https=)
BR112021018452A2 (https=)
BR112021017703A2 (https=)
BR112021018102A2 (https=)
BR112019016142A2 (https=)
BR112019016138A2 (https=)
BR112021017732A2 (https=)
BR112021017234A2 (https=)
BR112021017355A2 (https=)
BR112021018168A2 (https=)
BR112021018093A2 (https=)

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220422

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20220422

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20230207

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20230220

R150 Certificate of patent or registration of utility model

Ref document number: 7243856

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150