JPWO2018020713A1 - 半導体装置およびその製造方法 - Google Patents
半導体装置およびその製造方法 Download PDFInfo
- Publication number
- JPWO2018020713A1 JPWO2018020713A1 JP2017555723A JP2017555723A JPWO2018020713A1 JP WO2018020713 A1 JPWO2018020713 A1 JP WO2018020713A1 JP 2017555723 A JP2017555723 A JP 2017555723A JP 2017555723 A JP2017555723 A JP 2017555723A JP WO2018020713 A1 JPWO2018020713 A1 JP WO2018020713A1
- Authority
- JP
- Japan
- Prior art keywords
- conductive film
- semiconductor device
- view
- active layer
- plan
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 250
- 238000004519 manufacturing process Methods 0.000 title claims description 32
- 239000000758 substrate Substances 0.000 claims abstract description 41
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 40
- 239000011800 void material Substances 0.000 claims abstract description 26
- 238000002955 isolation Methods 0.000 claims abstract description 7
- 239000010410 layer Substances 0.000 claims description 162
- 229920005989 resin Polymers 0.000 claims description 41
- 239000011347 resin Substances 0.000 claims description 41
- 239000011229 interlayer Substances 0.000 claims description 37
- 238000000034 method Methods 0.000 claims description 28
- 230000001681 protective effect Effects 0.000 claims description 24
- 229910052710 silicon Inorganic materials 0.000 claims description 15
- 239000010703 silicon Substances 0.000 claims description 15
- 239000000126 substance Substances 0.000 claims description 13
- 239000012212 insulator Substances 0.000 claims description 7
- 230000000149 penetrating effect Effects 0.000 claims description 5
- 230000008569 process Effects 0.000 claims description 5
- 230000035882 stress Effects 0.000 description 72
- 230000000694 effects Effects 0.000 description 30
- 230000008646 thermal stress Effects 0.000 description 16
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 13
- 230000008859 change Effects 0.000 description 10
- 230000000052 comparative effect Effects 0.000 description 9
- 238000001312 dry etching Methods 0.000 description 9
- 238000000206 photolithography Methods 0.000 description 9
- 238000005229 chemical vapour deposition Methods 0.000 description 7
- 230000007774 longterm Effects 0.000 description 7
- 230000004048 modification Effects 0.000 description 7
- 238000012986 modification Methods 0.000 description 7
- 230000007246 mechanism Effects 0.000 description 6
- 239000000203 mixture Substances 0.000 description 6
- 238000007789 sealing Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 238000005530 etching Methods 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 229920002120 photoresistant polymer Polymers 0.000 description 4
- 238000004544 sputter deposition Methods 0.000 description 4
- 238000005259 measurement Methods 0.000 description 3
- 238000007747 plating Methods 0.000 description 3
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 239000013078 crystal Substances 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 239000012528 membrane Substances 0.000 description 2
- 238000000465 moulding Methods 0.000 description 2
- 238000005457 optimization Methods 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 238000009966 trimming Methods 0.000 description 2
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 2
- 229910052721 tungsten Inorganic materials 0.000 description 2
- 239000010937 tungsten Substances 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910000881 Cu alloy Inorganic materials 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000004380 ashing Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 235000012489 doughnuts Nutrition 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 230000006355 external stress Effects 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76283—Lateral isolation by refilling of trenches with dielectric material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76289—Lateral isolation by air gap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/764—Air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8222—Bipolar technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
- H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/73—Bipolar junction transistors
- H01L29/7317—Bipolar thin film transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/73—Bipolar junction transistors
- H01L29/735—Lateral transistors
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Semiconductor Integrated Circuits (AREA)
- Element Separation (AREA)
Abstract
Description
本発明者らは、「背景技術」の欄において記載した半導体装置に関し、以下の問題が生じることを見出した。
図1は、第1の実施形態に係る半導体装置300に含まれる基準電圧発生回路の一つであるバンドギャップリファレンス回路の一例を示す図である。図2は、第1の実施形態に係る半導体装置300に含まれるバンドギャップリファレンス回路の変形例を示す図である。図3は、第1の実施形態に係る半導体装置300に含まれる半導体チップ301を示す平面透視図および断面図である。図3は、当該回路を構成する素子の全部ではなく、回路を構成する素子の一例としてNPNバイポーラトランジスタ301aを示している。NPNバイポーラトランジスタ301aは、図1および図2の基準電圧発生回路を構成する素子の一例であって、NPNバイポーラトランジスタ101を構成する複数のトランジスタのうちの1つ、NPNバイポーラトランジスタ102を構成する複数のトランジスタのうちの1つ、NPNバイポーラトランジスタ102、または、NPNバイポーラトランジスタ101に相当する。
図5は第1の実施形態の変形例に係る半導体装置300に含まれる半導体チップを示す平面透視図および断面図である。
図6は第2の実施形態に係る半導体装置300に含まれる半導体チップ301を示す変面透視図と断面図である。
図7は第3の実施形態に係る半導体装置300に含まれる半導体チップ301を示す平面透視図および断面図である。
図8は、第4の実施形態に係る半導体装置300に含まれる半導体チップ301を示す平面透視図および断面図である。
103、104、105 抵抗
106 オペアンプ
107、108、109、201 絶縁酸化膜
300 半導体装置
301 半導体チップ
302 DTI領域
303 第1の空孔
304 N型層
305 P型層
306 濃いP型層
307、308 濃いN型層
310 第1の導電膜
311a 活性層
311b 埋め込み絶縁層
311c 支持基板
316 第1の層間絶縁膜
316a、316b、316c 層間絶縁膜
317 保護膜
406 樹脂モールド
502 シールリング
512、514、516 接続導電膜
513、515 配線
610 導電膜
611、711 第2の空孔
811 第3の空孔
Claims (20)
- 回路を搭載するSOI(Silicon on Insulator)基板を有する半導体チップと、前記半導体チップの周囲を被覆する樹脂モールドとを備えた半導体装置であって、
前記SOI基板内部の活性層であって前記回路を構成する素子が形成された活性層と、
前記SOI基板内部の埋め込み絶縁層であって前記活性層に接する埋め込み絶縁層と、
平面視において前記素子の形成領域の周囲全体を取り囲むように前記活性層に形成され、前記活性層の表面から前記埋め込み絶縁層に達するDTI(Deep Trench Isolation)領域と、
前記素子の上方に形成された第1の導電膜とを備え、
前記DTI領域は前記DTI領域の内部に第1の空孔を有し、
前記第1の導電膜の膜厚は前記活性層の厚さよりも厚い
半導体装置。 - 請求項1に記載の半導体装置において、
前記第1の空孔は、平面視において前記DTI領域の形状に沿って前記DTI領域内に形成された少なくとも1つの空洞を含み、かつ、平面視において前記素子の形成領域の周囲を取り囲む
半導体装置。 - 請求項1または2に記載の半導体装置において、
前記第1の導電膜は、平面視において少なくとも前記素子の形成領域の全体を被覆する形状、または、平面視において前記素子の形成領域の周囲全体を取り囲む形状を有する
半導体装置。 - 請求項1〜3のうちのいずれか1項に記載の半導体装置において、
前記活性層と前記第1の導電膜との間に形成された第1の層間絶縁膜と、
前記第1の層間絶縁膜を貫通して前記活性層と前記第1の導電膜に接するシールリングとをさらに備え、
前記シールリングは、平面視において前記素子の周囲全体を取り囲む
半導体装置。 - 請求項4に記載の半導体装置において、
前記シールリングは、前記第1の層間絶縁膜中に形成された2層以上の配線と、前記2層以上の配線同士を接続する導電膜とを含む
半導体装置。 - 請求項1〜5のうちのいずれか1項に記載の半導体装置において、
前記第1の導電膜と同層に形成され、平面視において前記第1の導電膜の周囲全体を取り囲むように形成された第2の導電膜と、
前記第1の導電膜と前記第2の導電膜との間を埋める保護膜とをさらに備え、
前記保護膜は、前記第1の導電膜と前記第2の導電膜との間に第2の空孔を有している
半導体装置。 - 請求項6に記載の半導体装置において、
前記第2の空孔は、平面視において前記第1の導電膜の外形に沿って前記第1の導電膜と前記第2の導電膜との間に形成された少なくとも1つの空洞を含み、かつ、平面視において前記第1の導電膜の周囲を取り囲む
半導体装置。 - 請求項6または7に記載の半導体装置において、
側面視において前記第2の空孔の上下方向の大きさは前記第1の空孔の上下方向の大きさよりも大きい
半導体装置。 - 請求項6、7または8に記載の半導体装置において、
前記第2の導電膜は、前記第2の導電膜の内部に第3の空孔を有している
半導体装置。 - 請求項9に記載の半導体装置において、
前記第3の空孔は、平面視において前記第2の導電膜の形状に沿って前記第2の導電膜内に形成された少なくとも1つの空洞を含み、かつ、平面視において前記第2の空孔の周囲を取り囲む
半導体装置。 - 請求項1〜5のうちのいずれか1項に記載の半導体装置において、
前記素子の上方に、前記第1の導電膜と同層に形成された第2の導電膜を備え、
前記第2の導電膜の膜厚は、前記活性層の厚さよりも厚い
半導体装置。 - 請求項11に記載の半導体装置において、
前記第1の導電膜と前記第2の導電膜との間を埋める保護膜をさらに備え、
前記保護膜は、前記第1の導電膜と前記第2の導電膜との間に第2の空孔を有し、
側面視において前記第2の空孔の上下方向の大きさは前記第1の空孔の上下方向の大きさよりも大きい
半導体装置。 - 請求項6〜10のうちのいずれか1項に記載の半導体装置において、
前記第1の導電膜は、平面視において前記素子の形成領域の周囲全体を取り囲むように形成されている
半導体装置。 - 請求項1〜5のうちのいずれか1項に記載の半導体装置において、
前記第1の導電膜は、前記第1の導電膜の内部に第2の空孔を有している
半導体装置。 - 請求項14に記載の半導体装置において、
前記第1の導電膜は、平面視において前記素子の形成領域の周囲全体を取り囲むように形成されており、
前記第2の空孔は、平面視において前記第1の導電膜の形状に沿って前記第1の導電膜内に形成された少なくとも1つの空洞を含み、かつ、平面視において前記素子の形成領域を取り囲む
半導体装置。 - 請求項1〜15のうちのいずれか1項に記載の半導体装置において、
前記第1の空孔は、真空である、または、気体もしくは前記活性層よりもヤング率が小さい物質で満たされている
半導体装置。 - 請求項6〜10、12、14、15のうちのいずれか1項に記載の半導体装置において、
前記第2の空孔は、真空である、または、気体もしくは前記活性層よりもヤング率が小さい物質で満たされている
半導体装置。 - 請求項9または10に記載の半導体装置において、
前記第3の空孔は、真空である、または、気体もしくは前記活性層よりもヤング率が小さい物質で満たされている
半導体装置。 - 請求項1〜18のうちのいずれか1項に記載の半導体装置において、
前記素子は、トランジスタ、ダイオード、抵抗、アナログ回路、基準電圧発生回路、カレントミラー回路および差動アンプのうちの少なくとも1つを含む
半導体装置。 - 回路を搭載するSOI(Silicon on Insulator)基板を有する半導体チップと、前記半導体チップの周囲を被覆する樹脂モールドとを備えた半導体装置の製造方法であって、
活性層と埋め込み絶縁層とを含む前記SOI基板を準備する工程と、
前記活性層に、回路を構成する素子を形成する工程と、
前記素子の形成領域の周囲全体を囲むように活性層を貫通する溝を形成する工程と、
前記活性層上に第1の絶縁膜を形成しつつ、かつ、第1の絶縁膜で前記溝部が完全に充填される前に前記溝部を塞ぐことによって前記溝部に第1の空孔を形成する工程と、
前記活性層の上方に、前記活性層の膜厚よりも厚い膜厚を有する第1の導電層を形成する工程とを有する
半導体装置の製造方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016148791 | 2016-07-28 | ||
JP2016148791 | 2016-07-28 | ||
PCT/JP2017/006107 WO2018020713A1 (ja) | 2016-07-28 | 2017-02-20 | 半導体装置およびその製造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPWO2018020713A1 true JPWO2018020713A1 (ja) | 2019-05-09 |
Family
ID=61017058
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2017555723A Pending JPWO2018020713A1 (ja) | 2016-07-28 | 2017-02-20 | 半導体装置およびその製造方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US10256300B2 (ja) |
JP (1) | JPWO2018020713A1 (ja) |
WO (1) | WO2018020713A1 (ja) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7158160B2 (ja) * | 2018-03-05 | 2022-10-21 | エイブリック株式会社 | 半導体装置 |
JP6897628B2 (ja) | 2018-04-26 | 2021-07-07 | 株式会社デンソー | 半導体装置 |
US10600894B2 (en) * | 2018-07-03 | 2020-03-24 | Qualcomm Incorporated | Bipolar junction transistor and method of fabricating the same |
US11201124B2 (en) * | 2019-07-29 | 2021-12-14 | Omnivision Technologies, Inc. | Semiconductor devices, semiconductor wafers, and methods of manufacturing the same |
CN110690202A (zh) * | 2019-10-09 | 2020-01-14 | 长江存储科技有限责任公司 | 集成电路装置及其制备方法 |
CN114556547A (zh) * | 2019-10-23 | 2022-05-27 | 三菱电机株式会社 | 半导体装置 |
DE112020005334T5 (de) * | 2019-11-29 | 2022-08-18 | Rohm Co., Ltd. | Halbleiterbauteil |
CN111480226B (zh) * | 2020-03-03 | 2021-08-27 | 长江存储科技有限责任公司 | 在半导体芯片中的保护结构及用于形成其的方法 |
JPWO2021182225A1 (ja) | 2020-03-12 | 2021-09-16 | ||
JP2021174955A (ja) * | 2020-04-30 | 2021-11-01 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61251157A (ja) * | 1985-04-30 | 1986-11-08 | Fujitsu Ltd | 半導体装置 |
JPH0373558A (ja) * | 1989-08-14 | 1991-03-28 | Nec Corp | 半導体装置 |
US20020182780A1 (en) * | 2001-04-23 | 2002-12-05 | Abesingha Buddhika J. | Method of minimizing package-shift effects in integrated circuits by using a thick metallic overcoat |
JP2004273971A (ja) * | 2003-03-12 | 2004-09-30 | Matsushita Electric Ind Co Ltd | 半導体装置およびその製造方法 |
JP2006049828A (ja) * | 2004-07-05 | 2006-02-16 | Matsushita Electric Ind Co Ltd | 半導体装置及びその製造方法 |
JP2009016542A (ja) * | 2007-07-04 | 2009-01-22 | Oki Electric Ind Co Ltd | 半導体装置 |
JP2009076782A (ja) * | 2007-09-21 | 2009-04-09 | Sharp Corp | 半導体基板、その製造方法、および半導体チップ |
JP2009105269A (ja) * | 2007-10-24 | 2009-05-14 | Panasonic Corp | 半導体装置及びその製造方法 |
JP2011151121A (ja) * | 2010-01-20 | 2011-08-04 | Renesas Electronics Corp | 半導体装置およびその製造方法 |
US20120261747A1 (en) * | 2011-04-18 | 2012-10-18 | Park Joosung | Semiconductor devices and methods of fabricating the same |
JP2013222838A (ja) * | 2012-04-17 | 2013-10-28 | Renesas Electronics Corp | 半導体装置およびその製造方法 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006135069A (ja) | 2004-11-05 | 2006-05-25 | Elpida Memory Inc | 半導体装置およびその製造方法 |
JP2006339406A (ja) | 2005-06-02 | 2006-12-14 | Renesas Technology Corp | 半導体装置 |
JP4675231B2 (ja) | 2005-12-28 | 2011-04-20 | パナソニック株式会社 | 半導体集積回路装置 |
JP2008187076A (ja) | 2007-01-31 | 2008-08-14 | Sanyo Electric Co Ltd | 回路装置およびその製造方法 |
US20100148218A1 (en) | 2008-12-10 | 2010-06-17 | Panasonic Corporation | Semiconductor integrated circuit device and method for designing the same |
JP5091847B2 (ja) | 2008-12-10 | 2012-12-05 | パナソニック株式会社 | 半導体集積回路装置及びその設計方法 |
JP5835174B2 (ja) | 2012-09-18 | 2015-12-24 | 株式会社デンソー | 半導体装置 |
JP6193677B2 (ja) | 2013-08-28 | 2017-09-06 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
WO2015037166A1 (ja) * | 2013-09-11 | 2015-03-19 | パナソニックIpマネジメント株式会社 | 半導体装置 |
-
2017
- 2017-02-20 JP JP2017555723A patent/JPWO2018020713A1/ja active Pending
- 2017-02-20 WO PCT/JP2017/006107 patent/WO2018020713A1/ja active Application Filing
-
2018
- 2018-03-06 US US15/913,290 patent/US10256300B2/en active Active
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61251157A (ja) * | 1985-04-30 | 1986-11-08 | Fujitsu Ltd | 半導体装置 |
JPH0373558A (ja) * | 1989-08-14 | 1991-03-28 | Nec Corp | 半導体装置 |
US20020182780A1 (en) * | 2001-04-23 | 2002-12-05 | Abesingha Buddhika J. | Method of minimizing package-shift effects in integrated circuits by using a thick metallic overcoat |
JP2004273971A (ja) * | 2003-03-12 | 2004-09-30 | Matsushita Electric Ind Co Ltd | 半導体装置およびその製造方法 |
JP2006049828A (ja) * | 2004-07-05 | 2006-02-16 | Matsushita Electric Ind Co Ltd | 半導体装置及びその製造方法 |
JP2009016542A (ja) * | 2007-07-04 | 2009-01-22 | Oki Electric Ind Co Ltd | 半導体装置 |
JP2009076782A (ja) * | 2007-09-21 | 2009-04-09 | Sharp Corp | 半導体基板、その製造方法、および半導体チップ |
JP2009105269A (ja) * | 2007-10-24 | 2009-05-14 | Panasonic Corp | 半導体装置及びその製造方法 |
JP2011151121A (ja) * | 2010-01-20 | 2011-08-04 | Renesas Electronics Corp | 半導体装置およびその製造方法 |
US20120261747A1 (en) * | 2011-04-18 | 2012-10-18 | Park Joosung | Semiconductor devices and methods of fabricating the same |
JP2013222838A (ja) * | 2012-04-17 | 2013-10-28 | Renesas Electronics Corp | 半導体装置およびその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
US20180197950A1 (en) | 2018-07-12 |
WO2018020713A1 (ja) | 2018-02-01 |
US10256300B2 (en) | 2019-04-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPWO2018020713A1 (ja) | 半導体装置およびその製造方法 | |
JP5154000B2 (ja) | 半導体装置 | |
US20060220214A1 (en) | Semiconductor device and manufacturing method thereof | |
JP5048230B2 (ja) | 半導体装置およびその製造方法 | |
US20060223199A1 (en) | Semiconductor device and manufacturing method thereof | |
JP5560538B2 (ja) | 半導体装置の製造方法 | |
US8026576B2 (en) | Wiring board | |
TW201405775A (zh) | 堆疊半導體裝置及其製造方法 | |
US20090160011A1 (en) | Isolator and method of manufacturing the same | |
EP1605508A2 (en) | Surface-mount chip-scale package | |
JP4072816B2 (ja) | 複合モジュール及びその製造方法 | |
JP2016134516A (ja) | 半導体装置およびその製造方法 | |
KR100594716B1 (ko) | 공동부를 구비한 캡 웨이퍼, 이를 이용한 반도체 칩, 및그 제조방법 | |
JP4834369B2 (ja) | 半導体装置 | |
JP4837939B2 (ja) | 半導体装置、及び半導体装置の製造方法 | |
US9484324B2 (en) | Method of manufacturing semiconductor device | |
JP4696152B2 (ja) | 半導体装置の製造方法および半導体装置 | |
CN111211140B (zh) | 一种固态图像拾取装置及其制造方法 | |
CN114512449A (zh) | 带有具有包括金属柱的带盖腔的ic的倒装芯片封装 | |
JP6734736B2 (ja) | チップダイオードおよび回路モジュール | |
JP2017076741A (ja) | 半導体装置およびその製造方法 | |
JP7180842B2 (ja) | 半導体装置 | |
JP5466203B2 (ja) | 半導体装置 | |
JPH02237166A (ja) | 半導体圧力センサ | |
RU172820U1 (ru) | Биполярный транзистор |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20171024 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190604 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20190604 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20200217 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20200520 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20200721 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20200911 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20201104 |