JPS6468187A - Double speed conversion circuit - Google Patents

Double speed conversion circuit

Info

Publication number
JPS6468187A
JPS6468187A JP62225715A JP22571587A JPS6468187A JP S6468187 A JPS6468187 A JP S6468187A JP 62225715 A JP62225715 A JP 62225715A JP 22571587 A JP22571587 A JP 22571587A JP S6468187 A JPS6468187 A JP S6468187A
Authority
JP
Japan
Prior art keywords
horizontal period
data
readout
nearly
finished
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62225715A
Other languages
Japanese (ja)
Other versions
JP2548017B2 (en
Inventor
Takeshi Ono
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP62225715A priority Critical patent/JP2548017B2/en
Publication of JPS6468187A publication Critical patent/JPS6468187A/en
Application granted granted Critical
Publication of JP2548017B2 publication Critical patent/JP2548017B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Television Systems (AREA)

Abstract

PURPOSE:To realize a double speed conversion circuit by one line memory only by providing the line memory applying input/output of a data by a FIFO, starting readout from the position of nearly a half of one horizontal period and completing the readout at nearly a half the succeeding horizontal scanning period. CONSTITUTION:An analog input signal 11 of one horizontal period is converted into a digital quantity by an A/D converter 12 and written from the head address of a memory array 2 via an input data register 5 in a line memory 1. In reading the data of the memory array 2 from the head address at a speed twice the write speed from the position of nearly a half the one horizontal period, one readout is finished nearly simultaneously when the write of one horizontal period is finished. The readout data is decoded into an analog quantity by a D/A converter 13 via an output data register 6 and becomes an output signal 14. The data of the memory array 2 is read from the head address from the head of the succeeding horizontal period, then the 2nd readout of the data in one horizontal period is finished nearly at a half of the succeeding horizontal period. The operation above is repeated.
JP62225715A 1987-09-09 1987-09-09 Double speed converter Expired - Lifetime JP2548017B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62225715A JP2548017B2 (en) 1987-09-09 1987-09-09 Double speed converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62225715A JP2548017B2 (en) 1987-09-09 1987-09-09 Double speed converter

Publications (2)

Publication Number Publication Date
JPS6468187A true JPS6468187A (en) 1989-03-14
JP2548017B2 JP2548017B2 (en) 1996-10-30

Family

ID=16833672

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62225715A Expired - Lifetime JP2548017B2 (en) 1987-09-09 1987-09-09 Double speed converter

Country Status (1)

Country Link
JP (1) JP2548017B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04145785A (en) * 1990-10-08 1992-05-19 Mitsubishi Electric Corp Double-speed conversion circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04145785A (en) * 1990-10-08 1992-05-19 Mitsubishi Electric Corp Double-speed conversion circuit

Also Published As

Publication number Publication date
JP2548017B2 (en) 1996-10-30

Similar Documents

Publication Publication Date Title
JPS6427087A (en) Semiconductor storage device
JPS6468187A (en) Double speed conversion circuit
JPS5779547A (en) Digital converting circuit for more than one input analog data
JPS6468188A (en) Double speed conversion circuit
JPS57173774A (en) Digital scan coverter
JPS57127982A (en) Memory address system
JPS6310447B2 (en)
JPS57173775A (en) Digital scan converter
JPS55102066A (en) Conversion unit for image resolution
JPS574670A (en) Picture memory control system
JPS5588477A (en) Recorder/reproducer for still picture video signal
JPS54123841A (en) Semiconductor integrated memory element
SU1388945A1 (en) Device for refreshing information in a dynamic storage device
JPS634318Y2 (en)
JPS57195374A (en) Sequential access storage device
KR970057687A (en) Memory device of PDP TV
JPS5466741A (en) Readout system of waveform memory
JPS6448175A (en) Address control method for picture memory
JPS5721186A (en) Still picture reproducing device
JPS5548812A (en) Compressing and expanding unit for time axis of audio
JPS5732196A (en) Channel converter
JPS5523507A (en) Serial data storage method
JPH02145817U (en)
KR950004745A (en) Analog data sample and storage circuit
JPS6440063U (en)

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20070808

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080808

Year of fee payment: 12

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080808

Year of fee payment: 12