JPS6448175A - Address control method for picture memory - Google Patents
Address control method for picture memoryInfo
- Publication number
- JPS6448175A JPS6448175A JP62205566A JP20556687A JPS6448175A JP S6448175 A JPS6448175 A JP S6448175A JP 62205566 A JP62205566 A JP 62205566A JP 20556687 A JP20556687 A JP 20556687A JP S6448175 A JPS6448175 A JP S6448175A
- Authority
- JP
- Japan
- Prior art keywords
- area
- read
- write
- picture memory
- control method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Memory System (AREA)
- Controls And Circuits For Display Device (AREA)
- Image Input (AREA)
Abstract
PURPOSE:To reduce an ineffective area of a memory as much as possible by writing and reading picture information in an area, which is deficient in one direction, to and from an excess area in the other direction by address conversion. CONSTITUTION:In case of write and read of QXP-number of picture information (Q and P are natural numbers) to and from a picture memory 9 of 2<m>X2<n> matrix [(m) and (n) are natural numbers and Q>2<m>, P<2<n>, and 2<m>X2<n>>QXP are true], information in the area exceeding 2<m> in the Q direction is written in and read from the area exceeding P in the 2<n> direction. In this case, the output of a write address generating circuit 15 is selected by a multiplexer 18 at the time of write, and the address signal from a read address generating circuit 17 is selected by the multiplexer 18 at the time of read. Thus, an ineffective area is reduced as much as possible.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62205566A JPS6448175A (en) | 1987-08-19 | 1987-08-19 | Address control method for picture memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62205566A JPS6448175A (en) | 1987-08-19 | 1987-08-19 | Address control method for picture memory |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6448175A true JPS6448175A (en) | 1989-02-22 |
Family
ID=16509014
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62205566A Pending JPS6448175A (en) | 1987-08-19 | 1987-08-19 | Address control method for picture memory |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6448175A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH06176139A (en) * | 1992-12-07 | 1994-06-24 | Japan Small Corp | Setting device for number of picture elements in picture processor |
| US7381005B2 (en) | 2003-06-30 | 2008-06-03 | The Procter And Gamble Company | Pressurized dispensing package and method for using the same |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61137189A (en) * | 1984-12-07 | 1986-06-24 | 大日本スクリ−ン製造株式会社 | Image memory unit |
-
1987
- 1987-08-19 JP JP62205566A patent/JPS6448175A/en active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61137189A (en) * | 1984-12-07 | 1986-06-24 | 大日本スクリ−ン製造株式会社 | Image memory unit |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH06176139A (en) * | 1992-12-07 | 1994-06-24 | Japan Small Corp | Setting device for number of picture elements in picture processor |
| US7381005B2 (en) | 2003-06-30 | 2008-06-03 | The Procter And Gamble Company | Pressurized dispensing package and method for using the same |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE3175775D1 (en) | Random access memory arrangements | |
| EP0401521A3 (en) | Semiconductor memory device | |
| EP0778578A3 (en) | A synchronous semiconductor memory integrated circuit, a method for accessing said memory and a system comprising such a memory | |
| JPS6448175A (en) | Address control method for picture memory | |
| JPS55134442A (en) | Data transfer unit | |
| JPS5628560A (en) | Compression data restoration system | |
| JPS54134934A (en) | Semiconductor memory device | |
| JPS56156978A (en) | Memory control system | |
| JPS57127982A (en) | Memory address system | |
| JPS55147717A (en) | Input system of optional character of word processor | |
| JPS55115770A (en) | Tone signal production system | |
| JPS5712498A (en) | Integrated circuit device for memory | |
| JPS6431253A (en) | Data transferring system | |
| JPS54123841A (en) | Semiconductor integrated memory element | |
| JPS57164482A (en) | Memory controlling system | |
| JPS57100698A (en) | Error correction system | |
| JPS5437637A (en) | Card reader | |
| JPS5712496A (en) | Integrated circuit device for memory | |
| NO911215L (en) | AA PROGRAMMER GIVES BINARY OUTPUT SIGNALS IN ACCORDANCE WITH A RATE SIGNAL. | |
| JPS6441599A (en) | Time switch circuit | |
| JPS6450137A (en) | Memory circuit | |
| JPS55135762A (en) | Ic test unit | |
| JPS57176464A (en) | Data transfer system | |
| JPS6423488A (en) | Memory | |
| JPS57208688A (en) | Clock generating system |