JPS6455469U - - Google Patents
Info
- Publication number
- JPS6455469U JPS6455469U JP15063787U JP15063787U JPS6455469U JP S6455469 U JPS6455469 U JP S6455469U JP 15063787 U JP15063787 U JP 15063787U JP 15063787 U JP15063787 U JP 15063787U JP S6455469 U JPS6455469 U JP S6455469U
- Authority
- JP
- Japan
- Prior art keywords
- test
- output
- shift register
- data
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Tests Of Electronic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15063787U JPS6455469U (enrdf_load_stackoverflow) | 1987-10-01 | 1987-10-01 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15063787U JPS6455469U (enrdf_load_stackoverflow) | 1987-10-01 | 1987-10-01 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6455469U true JPS6455469U (enrdf_load_stackoverflow) | 1989-04-05 |
Family
ID=31423958
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15063787U Pending JPS6455469U (enrdf_load_stackoverflow) | 1987-10-01 | 1987-10-01 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6455469U (enrdf_load_stackoverflow) |
-
1987
- 1987-10-01 JP JP15063787U patent/JPS6455469U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4913557A (en) | Intergrated logic circuit having testing function circuit formed integrally therewith | |
JPH0682146B2 (ja) | スキヤンパス方式の論理集積回路 | |
JPS6455469U (enrdf_load_stackoverflow) | ||
JPS60193199A (ja) | レベル感知ラツチ段 | |
JPS646572U (enrdf_load_stackoverflow) | ||
JPH0281061U (enrdf_load_stackoverflow) | ||
JPS5814691B2 (ja) | 2進加算回路 | |
JPH0572615B2 (enrdf_load_stackoverflow) | ||
JPH05252039A (ja) | 3線式シリアルデータ転送方式の多チャネルd−a変換器 | |
JPH01112182A (ja) | モード設定回路 | |
JPS62162744U (enrdf_load_stackoverflow) | ||
JPS61160556U (enrdf_load_stackoverflow) | ||
JPS62239545A (ja) | スキヤンパス回路内蔵形ゲ−トアレイマスタ− | |
JPS6347625U (enrdf_load_stackoverflow) | ||
JPS61154214A (ja) | デイジタル・フイルタ | |
JPS596203U (ja) | 中間値のアナログ信号選択回路 | |
JPS63276915A (ja) | タイミング信号発生回路 | |
JPS62126367A (ja) | 論理用集積回路 | |
JPS61168435U (enrdf_load_stackoverflow) | ||
JPS5942649U (ja) | カウンタ | |
JPS58113146U (ja) | レベル・センシテイブ形論理システム | |
JPS58199495A (ja) | デ−タ処理装置 | |
JPS6370176A (ja) | Ic回路 | |
JPH01120677U (enrdf_load_stackoverflow) | ||
JPS5972735U (ja) | 一次元アレイ化素子 |