JPS645342B2 - - Google Patents
Info
- Publication number
- JPS645342B2 JPS645342B2 JP58041176A JP4117683A JPS645342B2 JP S645342 B2 JPS645342 B2 JP S645342B2 JP 58041176 A JP58041176 A JP 58041176A JP 4117683 A JP4117683 A JP 4117683A JP S645342 B2 JPS645342 B2 JP S645342B2
- Authority
- JP
- Japan
- Prior art keywords
- data processing
- path
- type
- processing device
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012360 testing method Methods 0.000 claims description 38
- 238000000034 method Methods 0.000 claims description 12
- 230000006870 function Effects 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 4
- 238000011990 functional testing Methods 0.000 description 4
- 238000010998 test method Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58041176A JPS59167764A (ja) | 1983-03-11 | 1983-03-11 | メモリアクセス方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58041176A JPS59167764A (ja) | 1983-03-11 | 1983-03-11 | メモリアクセス方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59167764A JPS59167764A (ja) | 1984-09-21 |
JPS645342B2 true JPS645342B2 (US07223432-20070529-C00017.png) | 1989-01-30 |
Family
ID=12601116
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58041176A Granted JPS59167764A (ja) | 1983-03-11 | 1983-03-11 | メモリアクセス方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59167764A (US07223432-20070529-C00017.png) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH057415U (ja) * | 1991-07-15 | 1993-02-02 | タツタ電線株式会社 | 混練りロール用安全装置 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52113639A (en) * | 1976-03-19 | 1977-09-22 | Nec Corp | Channel coupling device equipped with diagnostic fucntion |
-
1983
- 1983-03-11 JP JP58041176A patent/JPS59167764A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH057415U (ja) * | 1991-07-15 | 1993-02-02 | タツタ電線株式会社 | 混練りロール用安全装置 |
Also Published As
Publication number | Publication date |
---|---|
JPS59167764A (ja) | 1984-09-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0193837A (ja) | デバッグ用マイクロプロセッサ | |
JPH0696008A (ja) | 情報処理装置 | |
JPS645342B2 (US07223432-20070529-C00017.png) | ||
JPS645343B2 (US07223432-20070529-C00017.png) | ||
JP2597409B2 (ja) | マイクロコンピュータ | |
JPS646489B2 (US07223432-20070529-C00017.png) | ||
JPS59167766A (ja) | メモリアクセス方式 | |
JPH0581087A (ja) | プロセサのモニタ方式 | |
JPH0250495B2 (US07223432-20070529-C00017.png) | ||
JPH02281341A (ja) | デバッグ時のライトデータ確認方法 | |
JPS60193046A (ja) | 命令例外検出方式 | |
JPH0727011B2 (ja) | 大規模集積回路 | |
JP2632859B2 (ja) | メモリアクセス制御回路 | |
JPS629926B2 (US07223432-20070529-C00017.png) | ||
JPH07110790A (ja) | メモリ診断装置 | |
JPS6182253A (ja) | メモリ−バンク切換方式 | |
JPH0370055A (ja) | 半導体集積回路装置 | |
JPS58146083A (ja) | デ−タ記憶装置 | |
JPS6326744A (ja) | マイクロプロセツサにおけるメモリバンク切り換え回路 | |
JPH09325935A (ja) | バス切り換え回路 | |
JPS60195641A (ja) | マイクロプログラム制御装置 | |
JPH03113659A (ja) | キャッシュメモリ試験方法 | |
JPH05274172A (ja) | マイクロコンピュータ | |
JPH01283635A (ja) | バッファ制御回路 | |
JPH0351009B2 (US07223432-20070529-C00017.png) |