JPS644220B2 - - Google Patents
Info
- Publication number
- JPS644220B2 JPS644220B2 JP19954482A JP19954482A JPS644220B2 JP S644220 B2 JPS644220 B2 JP S644220B2 JP 19954482 A JP19954482 A JP 19954482A JP 19954482 A JP19954482 A JP 19954482A JP S644220 B2 JPS644220 B2 JP S644220B2
- Authority
- JP
- Japan
- Prior art keywords
- cpu
- signal
- address
- startup
- main cpu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/177—Initialisation or configuration control
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19954482A JPS5990159A (ja) | 1982-11-12 | 1982-11-12 | マルチcpu起動方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP19954482A JPS5990159A (ja) | 1982-11-12 | 1982-11-12 | マルチcpu起動方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5990159A JPS5990159A (ja) | 1984-05-24 |
| JPS644220B2 true JPS644220B2 (en:Method) | 1989-01-25 |
Family
ID=16409587
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP19954482A Granted JPS5990159A (ja) | 1982-11-12 | 1982-11-12 | マルチcpu起動方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5990159A (en:Method) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2015029869A1 (ja) * | 2013-08-28 | 2015-03-05 | オリンパスメディカルシステムズ株式会社 | 電子機器及び情報処理システム |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS54114136A (en) * | 1978-02-27 | 1979-09-06 | Hitachi Ltd | Microprogram loading system |
| JPS55164918A (en) * | 1979-01-24 | 1980-12-23 | Hitachi Denshi Ltd | Initial program loading system |
| JPS57176456A (en) * | 1981-04-22 | 1982-10-29 | Fanuc Ltd | Data processing system |
-
1982
- 1982-11-12 JP JP19954482A patent/JPS5990159A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5990159A (ja) | 1984-05-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0476626A (ja) | マイクロコンピュータ | |
| JPH0715665B2 (ja) | パーソナルコンピユータ | |
| JPS581451B2 (ja) | デ−タ転送方式 | |
| JPS644220B2 (en:Method) | ||
| JPH0326864B2 (en:Method) | ||
| JPH024936B2 (en:Method) | ||
| JP2004192051A (ja) | 共用端子制御装置 | |
| JPS6112579B2 (en:Method) | ||
| JP2680013B2 (ja) | プログラマブルコントローラの外部入出力制御回路 | |
| JP3447835B2 (ja) | Ramチップ識別方式 | |
| JPS6232832B2 (en:Method) | ||
| JP3353877B2 (ja) | メモリ装置 | |
| JPS58176761A (ja) | マルチプロセツサシステムにおける起動回路 | |
| JPH0240760A (ja) | 情報処理装置 | |
| JP3006487B2 (ja) | エミュレーション装置 | |
| JPH04177452A (ja) | 情報処理装置 | |
| JPH06259369A (ja) | 情報処理装置 | |
| JPH08194658A (ja) | マイクロコンピュータシステム | |
| JPH0784963A (ja) | Cpuを有する半導体集積回路 | |
| JPS5827254A (ja) | デ−タ処理装置 | |
| JPS63829B2 (en:Method) | ||
| JPH0497455A (ja) | メモリ制御回路 | |
| JPH0338612B2 (en:Method) | ||
| JPS6326744A (ja) | マイクロプロセツサにおけるメモリバンク切り換え回路 | |
| JPS59208662A (ja) | リ−ドオンリ−メモリのアドレス数を拡張する回路 |