JPS6410356A - Signal generator - Google Patents

Signal generator

Info

Publication number
JPS6410356A
JPS6410356A JP63119424A JP11942488A JPS6410356A JP S6410356 A JPS6410356 A JP S6410356A JP 63119424 A JP63119424 A JP 63119424A JP 11942488 A JP11942488 A JP 11942488A JP S6410356 A JPS6410356 A JP S6410356A
Authority
JP
Japan
Prior art keywords
output
adder
modulo
inputted
order bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP63119424A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0570180B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Robaato Reibui Jiyatsuku
Seodooru Buentoro Sebasuchiyan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS6410356A publication Critical patent/JPS6410356A/ja
Publication of JPH0570180B2 publication Critical patent/JPH0570180B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/355—Indexed addressing
    • G06F9/3552—Indexed addressing using wraparound, e.g. modulo or circular addressing

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
  • Memory System (AREA)
  • Executing Machine-Instructions (AREA)
JP63119424A 1987-06-29 1988-05-18 Signal generator Granted JPS6410356A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/067,580 US4833602A (en) 1987-06-29 1987-06-29 Signal generator using modulo means

Publications (2)

Publication Number Publication Date
JPS6410356A true JPS6410356A (en) 1989-01-13
JPH0570180B2 JPH0570180B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-10-04

Family

ID=22076986

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63119424A Granted JPS6410356A (en) 1987-06-29 1988-05-18 Signal generator

Country Status (4)

Country Link
US (1) US4833602A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP (1) EP0303009B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS6410356A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE3854212T2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5327541A (en) * 1989-10-13 1994-07-05 Texas Instruments Inc. Global rotation of data in synchronous vector processor
EP0429733B1 (en) * 1989-11-17 1999-04-28 Texas Instruments Incorporated Multiprocessor with crossbar between processors and memories
FR2666916A1 (fr) * 1990-09-19 1992-03-20 Alcatel Radiotelephone Vanne regulatrice de debit.
US5623621A (en) * 1990-11-02 1997-04-22 Analog Devices, Inc. Apparatus for generating target addresses within a circular buffer including a register for storing position and size of the circular buffer
WO1992008186A1 (en) * 1990-11-02 1992-05-14 Analog Devices, Inc. Address generator for circular buffer
US5463749A (en) * 1993-01-13 1995-10-31 Dsp Semiconductors Ltd Simplified cyclical buffer
US5765219A (en) * 1995-02-23 1998-06-09 Sony Corporation Apparatus and method for incrementally accessing a system memory
KR19980052741A (ko) * 1996-12-24 1998-09-25 김광호 모듈로(Modulo) 주소발생기 및 그 방법
KR100236536B1 (ko) * 1997-01-10 1999-12-15 윤종용 모듈로 주소발생기 및 그 방법
US6047364A (en) * 1997-08-27 2000-04-04 Lucent Technologies Inc. True modulo addressing generator
US6049858A (en) * 1997-08-27 2000-04-11 Lucent Technologies Inc. Modulo address generator with precomputed comparison and correction terms
US5983333A (en) * 1997-08-27 1999-11-09 Lucent Technologies Inc. High speed module address generator
US6073228A (en) * 1997-09-18 2000-06-06 Lucent Technologies Inc. Modulo address generator for generating an updated address
AU7035800A (en) * 1999-09-08 2001-04-10 Massana Research Limited An address generation unit
JP4042364B2 (ja) * 2001-07-27 2008-02-06 日本電気株式会社 アドレス生成回路、選択判断回路
US7014763B2 (en) * 2003-02-03 2006-03-21 Aqua-Aerobic Systems, Inc. Multiple barrier biological treatment systems
US7849125B2 (en) 2006-07-07 2010-12-07 Via Telecom Co., Ltd Efficient computation of the modulo operation based on divisor (2n-1)
US7782976B1 (en) 2007-10-12 2010-08-24 Bedford Signals Corporation Multiple channel waveform generator with dynamic delay through symbol superresolution

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3980874A (en) * 1975-05-09 1976-09-14 Burroughs Corporation Binary to modulo M translation
US4202035A (en) * 1977-11-25 1980-05-06 Mcdonnell Douglas Corporation Modulo addressing apparatus for use in a microprocessor
US4569016A (en) * 1983-06-30 1986-02-04 International Business Machines Corporation Mechanism for implementing one machine cycle executable mask and rotate instructions in a primitive instruction set computing system
US4742479A (en) * 1985-03-25 1988-05-03 Motorola, Inc. Modulo arithmetic unit having arbitrary offset and modulo values
US4935867A (en) * 1986-03-04 1990-06-19 Advanced Micro Devices, Inc. Signal processor memory management unit with indirect addressing using selectable offsets and modulo values for indexed address calculations

Also Published As

Publication number Publication date
DE3854212T2 (de) 1996-02-29
JPH0570180B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-10-04
EP0303009A2 (en) 1989-02-15
US4833602A (en) 1989-05-23
EP0303009A3 (en) 1991-09-11
DE3854212D1 (de) 1995-08-31
EP0303009B1 (en) 1995-07-26

Similar Documents

Publication Publication Date Title
JPS6410356A (en) Signal generator
EP0040309A3 (en) A recursively operating information handling system and apparatus for recursively decoding an instantaneous fifo binary arithmetic number string
KR900006853A (ko) 마이크로 프로세서
KR910006838A (ko) 디지탈 가산 회로
EP0297581A3 (en) Pseudo-noise sequence generator
TW374885B (en) The arithmetic unit
GB1378144A (en) Data processing arrangements
RU2006100297A (ru) Генерация смещения адреса в системах обработки данных
KR940007722A (ko) 고속 마이크로프로세서 브랜치 결정 회로
JPS573142A (en) Instruction prefetching system
KR970050868A (ko) 병렬 crc 디코더
SU1171851A1 (ru) Устройство для сдвига информации
SU1462306A1 (ru) S-й сумматор
JPS57113128A (en) Generating circuit for digital period signal
JPS55162163A (en) Address extension system
JPS6488748A (en) Apparatus and method for generating data induction state signal
JPS54136243A (en) Address conversion circuit
SU435565A1 (ru) Устройство для защиты памяти
JPS57103182A (en) Address generation system
KR100267767B1 (ko) 인터럽트 발생 장치
JPS5639650A (en) Code generating circuit
JPS6444544A (en) Program control system
JPS55116155A (en) Memory protective system
JPS5710870A (en) Matrix operation system
JPS56101247A (en) Audio output device