JPS6389956A - マスタ・スレーブシステムのアクセス制御方法 - Google Patents

マスタ・スレーブシステムのアクセス制御方法

Info

Publication number
JPS6389956A
JPS6389956A JP23575786A JP23575786A JPS6389956A JP S6389956 A JPS6389956 A JP S6389956A JP 23575786 A JP23575786 A JP 23575786A JP 23575786 A JP23575786 A JP 23575786A JP S6389956 A JPS6389956 A JP S6389956A
Authority
JP
Japan
Prior art keywords
master
busy
slave
signal
access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP23575786A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0560625B2 (enExample
Inventor
Toshiyuki Muta
俊之 牟田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP23575786A priority Critical patent/JPS6389956A/ja
Publication of JPS6389956A publication Critical patent/JPS6389956A/ja
Publication of JPH0560625B2 publication Critical patent/JPH0560625B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
  • Bus Control (AREA)
JP23575786A 1986-10-03 1986-10-03 マスタ・スレーブシステムのアクセス制御方法 Granted JPS6389956A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23575786A JPS6389956A (ja) 1986-10-03 1986-10-03 マスタ・スレーブシステムのアクセス制御方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23575786A JPS6389956A (ja) 1986-10-03 1986-10-03 マスタ・スレーブシステムのアクセス制御方法

Publications (2)

Publication Number Publication Date
JPS6389956A true JPS6389956A (ja) 1988-04-20
JPH0560625B2 JPH0560625B2 (enExample) 1993-09-02

Family

ID=16990782

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23575786A Granted JPS6389956A (ja) 1986-10-03 1986-10-03 マスタ・スレーブシステムのアクセス制御方法

Country Status (1)

Country Link
JP (1) JPS6389956A (enExample)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5140680A (en) * 1988-04-13 1992-08-18 Rockwell International Corporation Method and apparatus for self-timed digital data transfer and bus arbitration
JP2008299654A (ja) * 2007-05-31 2008-12-11 Toshiba Corp 情報処理装置及びアクセス制御方法
JP2009264326A (ja) * 2008-04-28 2009-11-12 Toyota Motor Corp 内燃機関の制御装置
JP2017505495A (ja) * 2014-02-07 2017-02-16 アセンシア・ディアベティス・ケア・ホールディングス・アーゲー マルチマスターバスプロトコルのための方法および装置

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5140680A (en) * 1988-04-13 1992-08-18 Rockwell International Corporation Method and apparatus for self-timed digital data transfer and bus arbitration
JP2008299654A (ja) * 2007-05-31 2008-12-11 Toshiba Corp 情報処理装置及びアクセス制御方法
JP2009264326A (ja) * 2008-04-28 2009-11-12 Toyota Motor Corp 内燃機関の制御装置
JP2017505495A (ja) * 2014-02-07 2017-02-16 アセンシア・ディアベティス・ケア・ホールディングス・アーゲー マルチマスターバスプロトコルのための方法および装置

Also Published As

Publication number Publication date
JPH0560625B2 (enExample) 1993-09-02

Similar Documents

Publication Publication Date Title
US5119480A (en) Bus master interface circuit with transparent preemption of a data transfer operation
JPS6073774A (ja) インタ−フエ−ス回路
JPH01158553A (ja) メモリ制御装置
US5377325A (en) Bidirectional wait control between host module and slave module
US7062588B2 (en) Data processing device accessing a memory in response to a request made by an external bus master
JPS6389956A (ja) マスタ・スレーブシステムのアクセス制御方法
TWI382313B (zh) 管理分離匯流排上匯流排代理之間的資料流程的方法和系統
US5446847A (en) Programmable system bus priority network
JPH10307787A (ja) バッファメモリ装置
US6493775B2 (en) Control for timed access of devices to a system bus
JPH02281356A (ja) 共有メモリ装置
JP3240863B2 (ja) 調停回路
JP2848082B2 (ja) Ｄｍａバス調停方式
JPS6214868B2 (enExample)
JPH0290382A (ja) 半導体集積回路
JP2001318906A (ja) マルチプロセッサ装置
JP2003085125A (ja) メモリ制御器及びメモリ制御方法
JPH11273380A (ja) Ｌｓｉ動作モード設定信号取り込み方法およびモード信号取り込み機能つきｌｓｉ
JP2822414B2 (ja) デュアルポートメモリ
KR100191242B1 (ko) 데이타 전송장치
JP2637319B2 (ja) 直接メモリアクセス回路
JPS63278168A (ja) バス制御装置
JPS60116059A (ja) バス制御方式
JPH01166155A (ja) メモリアクセス制御回路
JPH1063566A (ja) メモリ調停回路及び電子回路