JPS6367697B2 - - Google Patents
Info
- Publication number
- JPS6367697B2 JPS6367697B2 JP56190301A JP19030181A JPS6367697B2 JP S6367697 B2 JPS6367697 B2 JP S6367697B2 JP 56190301 A JP56190301 A JP 56190301A JP 19030181 A JP19030181 A JP 19030181A JP S6367697 B2 JPS6367697 B2 JP S6367697B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- state
- input signal
- trigger
- storage device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Prevention of errors by analysis, debugging or testing of software
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56190301A JPS5892048A (ja) | 1981-11-27 | 1981-11-27 | トレ−サ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56190301A JPS5892048A (ja) | 1981-11-27 | 1981-11-27 | トレ−サ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5892048A JPS5892048A (ja) | 1983-06-01 |
| JPS6367697B2 true JPS6367697B2 (enExample) | 1988-12-27 |
Family
ID=16255877
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56190301A Granted JPS5892048A (ja) | 1981-11-27 | 1981-11-27 | トレ−サ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5892048A (enExample) |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5178141A (en) * | 1974-12-28 | 1976-07-07 | Tokyo Shibaura Electric Co | Hyoji kirokusochino batsufuaseigyohoshiki |
| JPS5389634A (en) * | 1977-01-19 | 1978-08-07 | Nec Corp | Data transfer system |
| JPS5621259A (en) * | 1979-07-28 | 1981-02-27 | Fujitsu Ltd | Tracer control system |
-
1981
- 1981-11-27 JP JP56190301A patent/JPS5892048A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5892048A (ja) | 1983-06-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5548794A (en) | Data processor and method for providing show cycles on a fast multiplexed bus | |
| JPH0362228B2 (enExample) | ||
| JPS6367697B2 (enExample) | ||
| JPH057738B2 (enExample) | ||
| JPS633392B2 (enExample) | ||
| JPH10106253A (ja) | 入出力バッファメモリ回路 | |
| JPH05265701A (ja) | Fifoメモリ | |
| JPS6020706B2 (ja) | 論理装置診断回路 | |
| JPS5916351B2 (ja) | 情報制御装置 | |
| JPH01263739A (ja) | 情報処理装置 | |
| JPH10143425A (ja) | デュアル・ポート・ram | |
| SU1179349A1 (ru) | Устройство дл контрол микропрограмм | |
| SU1442992A1 (ru) | Устройство дл загрузки и реорганизации файла | |
| JPH0668055A (ja) | ディジタル信号処理装置 | |
| JPH03177947A (ja) | メモリ装置の診断回路 | |
| JPS6232547A (ja) | 情報処理装置の状態読出し/書込み回路 | |
| JPH0289300A (ja) | 半導体メモリ素子 | |
| JPS5932813B2 (ja) | デ−タ転送方式 | |
| JPS6113611B2 (enExample) | ||
| JPS58153449A (ja) | インタ−ホン装置 | |
| JPH02168598A (ja) | インターロック動作順序判別回路 | |
| JPS63298452A (ja) | トレ−サ回路 | |
| JPS6220043A (ja) | マルチプロセツサ用非同期同時アクセスの可能なランダムアクセスメモリ− | |
| JPH04149765A (ja) | 診断情報読出し方式 | |
| JPH05241878A (ja) | 時間測定装置 |