JPS6363929B2 - - Google Patents
Info
- Publication number
- JPS6363929B2 JPS6363929B2 JP59037818A JP3781884A JPS6363929B2 JP S6363929 B2 JPS6363929 B2 JP S6363929B2 JP 59037818 A JP59037818 A JP 59037818A JP 3781884 A JP3781884 A JP 3781884A JP S6363929 B2 JPS6363929 B2 JP S6363929B2
- Authority
- JP
- Japan
- Prior art keywords
- state
- group
- tri
- circuit
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/263—Generation of test inputs, e.g. test vectors, patterns or sequences ; with adaptation of the tested hardware for testability with external testers
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59037818A JPS60181939A (ja) | 1984-02-29 | 1984-02-29 | トライステ−ト回路の制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59037818A JPS60181939A (ja) | 1984-02-29 | 1984-02-29 | トライステ−ト回路の制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60181939A JPS60181939A (ja) | 1985-09-17 |
| JPS6363929B2 true JPS6363929B2 (enExample) | 1988-12-09 |
Family
ID=12508099
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59037818A Granted JPS60181939A (ja) | 1984-02-29 | 1984-02-29 | トライステ−ト回路の制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60181939A (enExample) |
-
1984
- 1984-02-29 JP JP59037818A patent/JPS60181939A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60181939A (ja) | 1985-09-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4621363A (en) | Testing and diagnostic device for digital computers | |
| US4335425A (en) | Data processing apparatus having diagnosis function | |
| US3814920A (en) | Employing variable clock rate | |
| JPH0672911B2 (ja) | システムlsi | |
| JPS61155874A (ja) | 大規模集積回路の故障検出方法およびそのための装置 | |
| JPS6363929B2 (enExample) | ||
| JPS64730B2 (enExample) | ||
| JPH0766030B2 (ja) | 論理パッケージの診断方法 | |
| JP2877505B2 (ja) | Lsi実装ボード及びデータ処理装置 | |
| JP3024310B2 (ja) | 論理回路の検査装置 | |
| JPH04273382A (ja) | Lsiの論理シミュレーション方式 | |
| JPH07120535A (ja) | 論理回路の診断方法およびlsi回路 | |
| KR850001381B1 (ko) | 디지탈장치의 신뢰성 개선 검사 시스템 | |
| JPS6093362A (ja) | 集積回路素子搭載ユニツトの試験方式 | |
| JPH05334116A (ja) | デバッグ制御方式 | |
| JPH0566248A (ja) | 3ステート回路のピンスキヤンイン方式 | |
| JPH0320710B2 (enExample) | ||
| JPH01248074A (ja) | 診断容易化回路を有するlsi | |
| JPS5833581B2 (ja) | 診断に適した論理パッケ−ジ | |
| JPH0599980A (ja) | ピンスキヤンイン型lsi論理回路および回路実装基板試験方法 | |
| JPH08320806A (ja) | ディジタルicの障害自動検出システム | |
| JPS60213874A (ja) | 擬似誤り信号発生回路 | |
| JPS60102021A (ja) | 論理回路の診断方式 | |
| JPH0562381B2 (enExample) | ||
| JPS61165673A (ja) | 集積回路 |