JPS6361698B2 - - Google Patents

Info

Publication number
JPS6361698B2
JPS6361698B2 JP59229112A JP22911284A JPS6361698B2 JP S6361698 B2 JPS6361698 B2 JP S6361698B2 JP 59229112 A JP59229112 A JP 59229112A JP 22911284 A JP22911284 A JP 22911284A JP S6361698 B2 JPS6361698 B2 JP S6361698B2
Authority
JP
Japan
Prior art keywords
input
status information
polling
output
host processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP59229112A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61107455A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP59229112A priority Critical patent/JPS61107455A/ja
Publication of JPS61107455A publication Critical patent/JPS61107455A/ja
Publication of JPS6361698B2 publication Critical patent/JPS6361698B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/22—Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
  • Small-Scale Networks (AREA)
JP59229112A 1984-10-31 1984-10-31 ポ−リング制御方式 Granted JPS61107455A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59229112A JPS61107455A (ja) 1984-10-31 1984-10-31 ポ−リング制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59229112A JPS61107455A (ja) 1984-10-31 1984-10-31 ポ−リング制御方式

Publications (2)

Publication Number Publication Date
JPS61107455A JPS61107455A (ja) 1986-05-26
JPS6361698B2 true JPS6361698B2 (it) 1988-11-30

Family

ID=16886929

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59229112A Granted JPS61107455A (ja) 1984-10-31 1984-10-31 ポ−リング制御方式

Country Status (1)

Country Link
JP (1) JPS61107455A (it)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0797387B2 (ja) * 1991-11-05 1995-10-18 沖電気工業株式会社 自動取引装置

Also Published As

Publication number Publication date
JPS61107455A (ja) 1986-05-26

Similar Documents

Publication Publication Date Title
US5093780A (en) Inter-processor transmission system having data link which automatically and periodically reads and writes the transfer data
RU98107133A (ru) Способ и система управления дисководом при дублированном компьютерном блоке
JPS6361698B2 (it)
US5398233A (en) Method of resetting coupled modules and system using the method
EP0548977B1 (en) Multiplex transmission apparatus and multiplex transmission method
JP2687776B2 (ja) パッケージ識別番号設定方式
JPS5941214B2 (ja) 状態監視方式
JP2555580B2 (ja) 記憶装置制御方式
JPH0113575B2 (it)
JPS6125249A (ja) 排他制御方式
SU734657A1 (ru) Устройство микропроцессорной св зи
SU1363207A1 (ru) Устройство дл распределени задач между процессорами
JPH03246743A (ja) プロセッサ間通信方式
JPH05314061A (ja) バス・インタフェース制御方式
SU1575191A1 (ru) Устройство дл сопр жени ЭВМ с абонентами
SU1372330A1 (ru) Устройство дл св зи микропроцессора с внешними устройствами
JPS5831437A (ja) デ−タ受信装置
JPH02121049A (ja) 入出力装置
JPS6136641B2 (it)
JPS6228837A (ja) 割込信号制御方式
JPS6053901B2 (ja) プロセッサ間情報転送方式
JPH0253816B2 (it)
JPH0531180B2 (it)
JPS61131156A (ja) マルチプロセツサシステム
JPS63182764A (ja) 記憶装置制御方式