JPS6342852B2 - - Google Patents
Info
- Publication number
- JPS6342852B2 JPS6342852B2 JP56074255A JP7425581A JPS6342852B2 JP S6342852 B2 JPS6342852 B2 JP S6342852B2 JP 56074255 A JP56074255 A JP 56074255A JP 7425581 A JP7425581 A JP 7425581A JP S6342852 B2 JPS6342852 B2 JP S6342852B2
- Authority
- JP
- Japan
- Prior art keywords
- plating
- gold
- circuit board
- connection
- tin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Manufacturing Of Printed Wiring (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56074255A JPS57190341A (en) | 1981-05-19 | 1981-05-19 | Circuit borad composition |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56074255A JPS57190341A (en) | 1981-05-19 | 1981-05-19 | Circuit borad composition |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57190341A JPS57190341A (en) | 1982-11-22 |
| JPS6342852B2 true JPS6342852B2 (enExample) | 1988-08-25 |
Family
ID=13541854
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56074255A Granted JPS57190341A (en) | 1981-05-19 | 1981-05-19 | Circuit borad composition |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57190341A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2016526797A (ja) * | 2013-07-03 | 2016-09-05 | コーニンクレッカ フィリップス エヌ ヴェKoninklijke Philips N.V. | メタライゼーション層の下に応力緩和層を有するled |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5208186A (en) * | 1989-02-09 | 1993-05-04 | National Semiconductor Corporation | Process for reflow bonding of bumps in IC devices |
| JP3420917B2 (ja) | 1997-09-08 | 2003-06-30 | 富士通株式会社 | 半導体装置 |
-
1981
- 1981-05-19 JP JP56074255A patent/JPS57190341A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2016526797A (ja) * | 2013-07-03 | 2016-09-05 | コーニンクレッカ フィリップス エヌ ヴェKoninklijke Philips N.V. | メタライゼーション層の下に応力緩和層を有するled |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57190341A (en) | 1982-11-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH02246335A (ja) | テープ組立体をボンドさせた半導体装置及びその製造方法 | |
| JPS6231819B2 (enExample) | ||
| JPH0365897B2 (enExample) | ||
| JPS59155950A (ja) | 半導体装置用セラミックパッケージ | |
| JPH0378230A (ja) | 集積回路装置用バンプ電極の製造方法 | |
| US5780931A (en) | Surface mounting semiconductor device and semiconductor mounting component | |
| JPS6342852B2 (enExample) | ||
| JP2811741B2 (ja) | 半導体装置の製造方法 | |
| JPS6326545B2 (enExample) | ||
| JPH03101234A (ja) | 半導体装置の製造方法 | |
| JP2721580B2 (ja) | 半導体装置の製造方法 | |
| JP2974840B2 (ja) | 半導体素子の実装方法 | |
| JPH06101492B2 (ja) | 半導体装置及びその製造方法 | |
| JP3267422B2 (ja) | バンプ転写体および半導体集積回路装置の製造方法 | |
| JPS63168028A (ja) | 微細接続構造 | |
| JP2846181B2 (ja) | 複合リードフレームの製造方法 | |
| JP3311376B2 (ja) | バンプ形成方法 | |
| JP2705263B2 (ja) | Tab用テープキャリアの製造方法 | |
| KR810001418Y1 (ko) | 반도체 장치 | |
| JPS62104143A (ja) | はんだバンプの形成方法 | |
| JPS63293927A (ja) | 半導体装置の製造方法 | |
| JPH02121332A (ja) | ハンダバンプ製造方法 | |
| JPS61296752A (ja) | 半導体デバイス | |
| JPH02143530A (ja) | 半導体装置の製造方法 | |
| JPS6342407B2 (enExample) |