JPS6341973A - マルチプロセツサシステム - Google Patents

マルチプロセツサシステム

Info

Publication number
JPS6341973A
JPS6341973A JP18593686A JP18593686A JPS6341973A JP S6341973 A JPS6341973 A JP S6341973A JP 18593686 A JP18593686 A JP 18593686A JP 18593686 A JP18593686 A JP 18593686A JP S6341973 A JPS6341973 A JP S6341973A
Authority
JP
Japan
Prior art keywords
data
bus
microprocessor
circuit
data transfer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP18593686A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0575140B2 (en, 2012
Inventor
Taichi Taniguchi
太一 谷口
Mikio Ujiie
氏家　幹夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
NEC Engineering Ltd
Original Assignee
NEC Corp
NEC Engineering Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, NEC Engineering Ltd filed Critical NEC Corp
Priority to JP18593686A priority Critical patent/JPS6341973A/ja
Publication of JPS6341973A publication Critical patent/JPS6341973A/ja
Publication of JPH0575140B2 publication Critical patent/JPH0575140B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
JP18593686A 1986-08-07 1986-08-07 マルチプロセツサシステム Granted JPS6341973A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18593686A JPS6341973A (ja) 1986-08-07 1986-08-07 マルチプロセツサシステム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18593686A JPS6341973A (ja) 1986-08-07 1986-08-07 マルチプロセツサシステム

Publications (2)

Publication Number Publication Date
JPS6341973A true JPS6341973A (ja) 1988-02-23
JPH0575140B2 JPH0575140B2 (en, 2012) 1993-10-19

Family

ID=16179473

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18593686A Granted JPS6341973A (ja) 1986-08-07 1986-08-07 マルチプロセツサシステム

Country Status (1)

Country Link
JP (1) JPS6341973A (en, 2012)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02120961A (ja) * 1988-10-29 1990-05-08 Nippon Telegr & Teleph Corp <Ntt> 並列情報処理装置

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5346243A (en) * 1976-10-08 1978-04-25 Mitsubishi Electric Corp Processor control system
JPS5697121A (en) * 1979-12-29 1981-08-05 Fujitsu Ltd Bus control system
JPS6048566A (ja) * 1983-08-26 1985-03-16 Hitachi Ltd メモリバスアクセス方式
JPS60136853A (ja) * 1983-12-26 1985-07-20 Fujitsu Ltd デ−タ転送方式

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5346243A (en) * 1976-10-08 1978-04-25 Mitsubishi Electric Corp Processor control system
JPS5697121A (en) * 1979-12-29 1981-08-05 Fujitsu Ltd Bus control system
JPS6048566A (ja) * 1983-08-26 1985-03-16 Hitachi Ltd メモリバスアクセス方式
JPS60136853A (ja) * 1983-12-26 1985-07-20 Fujitsu Ltd デ−タ転送方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02120961A (ja) * 1988-10-29 1990-05-08 Nippon Telegr & Teleph Corp <Ntt> 並列情報処理装置

Also Published As

Publication number Publication date
JPH0575140B2 (en, 2012) 1993-10-19

Similar Documents

Publication Publication Date Title
CA2050129C (en) Dynamic bus arbitration with grant sharing each cycle
US5119480A (en) Bus master interface circuit with transparent preemption of a data transfer operation
US5293491A (en) Data processing system and memory controller for lock semaphore operations
JPH02289017A (ja) コンピユータシステム内でデータ転送方法
EP0508634B1 (en) Memory access for data transfer within an I/O device
JPH08255124A (ja) データ処理システムおよび方法
EP0242879B1 (en) Data processor with wait control allowing high speed access
JPH06231074A (ja) システムバスの多重アクセス方式
US5937167A (en) Communication controller for generating four timing signals each of selectable frequency for transferring data across a network
US7062588B2 (en) Data processing device accessing a memory in response to a request made by an external bus master
JP2591502B2 (ja) 情報処理システムおよびそのバス調停方式
US7203781B2 (en) Bus architecture with primary bus and secondary or slave bus wherein transfer via DMA is in single transfer phase engagement of primary bus
JPS589461B2 (ja) マルチプロセッサ・システム
JPS6341973A (ja) マルチプロセツサシステム
US5526494A (en) Bus controller
JP3240863B2 (ja) 調停回路
JPH0343804A (ja) シーケンス制御装置
KR0170742B1 (ko) 엠버스를 이용한 데이터 전송 방법
KR100243868B1 (ko) 주 전산기에서의 중재로직 방법
JPH04225458A (ja) コンピュータ
JPS6054065A (ja) 同期制御装置
JPH02211571A (ja) 情報処理装置
JPH06208542A (ja) バス争奪方式
JPH0434187B2 (en, 2012)
JPS63300348A (ja) マイクロプロセツサシステム

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees