JPS6341089B2 - - Google Patents

Info

Publication number
JPS6341089B2
JPS6341089B2 JP57114419A JP11441982A JPS6341089B2 JP S6341089 B2 JPS6341089 B2 JP S6341089B2 JP 57114419 A JP57114419 A JP 57114419A JP 11441982 A JP11441982 A JP 11441982A JP S6341089 B2 JPS6341089 B2 JP S6341089B2
Authority
JP
Japan
Prior art keywords
input selection
mantissa
section
output
selection section
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57114419A
Other languages
English (en)
Japanese (ja)
Other versions
JPS595346A (ja
Inventor
Masahiro Kuryama
Satoshi Sugiura
Juji Yoshida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57114419A priority Critical patent/JPS595346A/ja
Publication of JPS595346A publication Critical patent/JPS595346A/ja
Publication of JPS6341089B2 publication Critical patent/JPS6341089B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
JP57114419A 1982-06-30 1982-06-30 演算制御方式 Granted JPS595346A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57114419A JPS595346A (ja) 1982-06-30 1982-06-30 演算制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57114419A JPS595346A (ja) 1982-06-30 1982-06-30 演算制御方式

Publications (2)

Publication Number Publication Date
JPS595346A JPS595346A (ja) 1984-01-12
JPS6341089B2 true JPS6341089B2 (enrdf_load_stackoverflow) 1988-08-15

Family

ID=14637231

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57114419A Granted JPS595346A (ja) 1982-06-30 1982-06-30 演算制御方式

Country Status (1)

Country Link
JP (1) JPS595346A (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4852039A (en) * 1987-06-19 1989-07-25 Digital Equipment Corporation Apparatus and method for accelerating floating point addition and subtraction operations by accelerating the effective subtraction procedure
US4858165A (en) * 1987-06-19 1989-08-15 Digital Equipment Corporation Apparatus and method for acceleration of effective subtraction procedures by the approximation of the absolute value of the exponent argument difference
JPH02216582A (ja) * 1989-02-16 1990-08-29 Nec Corp パイプライン演算回路

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6051728B2 (ja) * 1978-06-06 1985-11-15 富士通株式会社 高速演算処理方式

Also Published As

Publication number Publication date
JPS595346A (ja) 1984-01-12

Similar Documents

Publication Publication Date Title
EP0233635B1 (en) Variable shift-count bidirectional shift control circuit
EP0328063B1 (en) Absolute value calculating circuit having a single adder
US5844826A (en) Leading zero count circuit
JPH06236252A (ja) 浮動小数点数の仮数部の先行ゼロの数を検出する先行ゼロ２段及び多段検出ユニット、浮動小数点左シフト仮数正規化ユニット及び先行ゼロの数を検出する方法
US6411980B2 (en) Data split parallel shifter and parallel adder/subtractor
EP0171805A2 (en) High speed digital arithmetic unit
KR950020084A (ko) 결과 정규화기, 데이타 프로세서 및 결과를 정규화하는 방법
JPS5811652B2 (ja) 演算ユニツト
US5272654A (en) System for converting a floating point signed magnitude binary number to a two's complement binary number
WO1989002119A1 (en) Apparatus and method for using a single carry chain for leading one detection and for ''sticky'' bit calculation
JPS6341089B2 (enrdf_load_stackoverflow)
EP0332215B1 (en) Operation circuit based on floating-point representation
JPS59117637A (ja) 浮動小数点乗算装置
JPH076023A (ja) 浮動小数点加算器のための仮数加算システム
CN112667197B (zh) 一种基于posit浮点数格式的参数化加减法运算电路
JPH0511980A (ja) 桁あふれ検出方式とその回路
US6519620B1 (en) Saturation select apparatus and method therefor
JP3187402B2 (ja) 浮動小数点データ加減算回路
SU1578709A2 (ru) Устройство дл суммировани двоичных чисел
JPH0383126A (ja) 浮動小数点乗算器
JP2980341B2 (ja) 浮動小数点桁合せ回路
JP3240706B2 (ja) バタフライ演算回路
JP3077880B2 (ja) スティッキービット検出回路
JPH04367028A (ja) 浮動小数点演算回路
JPS6224322A (ja) 浮動小数点演算装置