JPS6338731B2 - - Google Patents
Info
- Publication number
- JPS6338731B2 JPS6338731B2 JP54161963A JP16196379A JPS6338731B2 JP S6338731 B2 JPS6338731 B2 JP S6338731B2 JP 54161963 A JP54161963 A JP 54161963A JP 16196379 A JP16196379 A JP 16196379A JP S6338731 B2 JPS6338731 B2 JP S6338731B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- data
- bus
- signal
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 38
- 230000002093 peripheral effect Effects 0.000 claims description 14
- 239000004065 semiconductor Substances 0.000 claims 1
- 230000000630 rising effect Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Landscapes
- Bus Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16196379A JPS5685135A (en) | 1979-12-13 | 1979-12-13 | Storage device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16196379A JPS5685135A (en) | 1979-12-13 | 1979-12-13 | Storage device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5685135A JPS5685135A (en) | 1981-07-11 |
JPS6338731B2 true JPS6338731B2 (US20030204162A1-20031030-M00001.png) | 1988-08-02 |
Family
ID=15745392
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16196379A Granted JPS5685135A (en) | 1979-12-13 | 1979-12-13 | Storage device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5685135A (US20030204162A1-20031030-M00001.png) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0455222U (US20030204162A1-20031030-M00001.png) * | 1990-09-14 | 1992-05-12 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5436138A (en) * | 1977-08-26 | 1979-03-16 | Nec Corp | Direct memory access system |
-
1979
- 1979-12-13 JP JP16196379A patent/JPS5685135A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5436138A (en) * | 1977-08-26 | 1979-03-16 | Nec Corp | Direct memory access system |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0455222U (US20030204162A1-20031030-M00001.png) * | 1990-09-14 | 1992-05-12 |
Also Published As
Publication number | Publication date |
---|---|
JPS5685135A (en) | 1981-07-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5942396B2 (ja) | 半導体メモリ装置 | |
JPH0612613B2 (ja) | 半導体記憶装置 | |
JPS6242396A (ja) | ダイナミツク・メモリ・リフレツシユ及びパリテイ・チエツク回路 | |
JPS5958700A (ja) | 記憶保護判定方式 | |
US5765203A (en) | Storage and addressing method for a buffer memory control system for accessing user and error imformation | |
US4779232A (en) | Partial write control apparatus | |
JPS59116850A (ja) | メモリ装置 | |
JPS6128198B2 (US20030204162A1-20031030-M00001.png) | ||
JPS6338731B2 (US20030204162A1-20031030-M00001.png) | ||
JPH1069430A (ja) | 半導体記憶装置 | |
JPS623504B2 (US20030204162A1-20031030-M00001.png) | ||
JPS6386191A (ja) | ダイナミツクメモリ | |
JPH02136921A (ja) | レジスタアクセス方式 | |
JP2715524B2 (ja) | タイマ回路 | |
JP2570271B2 (ja) | 半導体メモリ制御装置 | |
JP2548206B2 (ja) | 半導体記憶装置 | |
JPS61276200A (ja) | プログラマブルromの書き込み方式 | |
JPS59114657A (ja) | マイクロコンピユ−タのメモリ用インタ−フエイス回路 | |
JPS61195438A (ja) | 情報処理装置 | |
JPS63225995A (ja) | 半導体記憶装置 | |
JPS61246848A (ja) | 動作履歴記憶回路 | |
JPS61128347A (ja) | メモリアドレス設定方式 | |
JPS6329295B2 (US20030204162A1-20031030-M00001.png) | ||
JPS63220352A (ja) | Cpu間デ−タ転送回路 | |
JPS62216059A (ja) | 記憶装置チエツク方式 |