JPS633479B2 - - Google Patents

Info

Publication number
JPS633479B2
JPS633479B2 JP52033312A JP3331277A JPS633479B2 JP S633479 B2 JPS633479 B2 JP S633479B2 JP 52033312 A JP52033312 A JP 52033312A JP 3331277 A JP3331277 A JP 3331277A JP S633479 B2 JPS633479 B2 JP S633479B2
Authority
JP
Japan
Prior art keywords
wiring
metal
ceramic substrate
mask
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP52033312A
Other languages
English (en)
Japanese (ja)
Other versions
JPS53118767A (en
Inventor
Mitsuru Seto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP3331277A priority Critical patent/JPS53118767A/ja
Publication of JPS53118767A publication Critical patent/JPS53118767A/ja
Publication of JPS633479B2 publication Critical patent/JPS633479B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)
JP3331277A 1977-03-28 1977-03-28 Method of producing multilayer circuit board Granted JPS53118767A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3331277A JPS53118767A (en) 1977-03-28 1977-03-28 Method of producing multilayer circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3331277A JPS53118767A (en) 1977-03-28 1977-03-28 Method of producing multilayer circuit board

Publications (2)

Publication Number Publication Date
JPS53118767A JPS53118767A (en) 1978-10-17
JPS633479B2 true JPS633479B2 (enExample) 1988-01-23

Family

ID=12383032

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3331277A Granted JPS53118767A (en) 1977-03-28 1977-03-28 Method of producing multilayer circuit board

Country Status (1)

Country Link
JP (1) JPS53118767A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2507508B2 (ja) * 1988-01-18 1996-06-12 株式会社日立製作所 配線パタ―ンの形成方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5632800B2 (enExample) * 1973-07-17 1981-07-30

Also Published As

Publication number Publication date
JPS53118767A (en) 1978-10-17

Similar Documents

Publication Publication Date Title
JPS6129195A (ja) 多層回路基板の製造方法
US3423260A (en) Method of making a thin film circuit having a resistor-conductor pattern
JPS633479B2 (enExample)
JP2003068555A (ja) 電子部品の導体パターン形成方法及びコモンモードチョークコイル
JPH07212045A (ja) 電子部品及びその製造方法
JPS604221A (ja) 半導体装置の製造方法
JPS588600B2 (ja) リヨウメンプリントハイセンバンノセイゾウホウホウ
JPH01128528A (ja) 配線パターンの形成方法
JPS58151022A (ja) 多層よりなるレジスト層の形成方法
JPH04180691A (ja) セラミックス回路基板の製造方法
JPS6030118B2 (ja) 混成薄膜集積回路のパタ−ン形成方法
JPS59201482A (ja) 厚膜回路基板の製造方法
JP2780265B2 (ja) パターン形成方法
JPS5861698A (ja) 膜回路基板
JPS6020918B2 (ja) 厚膜導体パターンの形成方法
JPS6140004A (ja) 抵抗器のパタ−ン形成方法
JPH04142726A (ja) 薄膜回路基板の製造方法
JPS60119791A (ja) 平滑回路板の製造方法
JPS6194396A (ja) 多層配線基板の製造方法
JPS6081899A (ja) セラミツク基板の形成方法
JPH0587038B2 (enExample)
JPH04256393A (ja) 混成集積回路基板の製造方法
JPS62171194A (ja) マトリクス配線板
JPS59151441A (ja) 微小孔を有するガラス膜形成方法
JPH03263896A (ja) 多層配線基板の製造方法