JPS633463B2 - - Google Patents
Info
- Publication number
- JPS633463B2 JPS633463B2 JP53107043A JP10704378A JPS633463B2 JP S633463 B2 JPS633463 B2 JP S633463B2 JP 53107043 A JP53107043 A JP 53107043A JP 10704378 A JP10704378 A JP 10704378A JP S633463 B2 JPS633463 B2 JP S633463B2
- Authority
- JP
- Japan
- Prior art keywords
- leads
- lead
- lead frame
- thin metal
- tip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Piezo-Electric Or Mechanical Vibrators, Or Delay Or Filter Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10704378A JPS5534453A (en) | 1978-08-31 | 1978-08-31 | Lead frame for semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10704378A JPS5534453A (en) | 1978-08-31 | 1978-08-31 | Lead frame for semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5534453A JPS5534453A (en) | 1980-03-11 |
JPS633463B2 true JPS633463B2 (enrdf_load_stackoverflow) | 1988-01-23 |
Family
ID=14449064
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10704378A Granted JPS5534453A (en) | 1978-08-31 | 1978-08-31 | Lead frame for semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5534453A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6234454Y2 (enrdf_load_stackoverflow) * | 1980-09-30 | 1987-09-02 | ||
JPS60123118A (ja) * | 1983-12-06 | 1985-07-01 | Toyo Commun Equip Co Ltd | 圧電振動子等のパッケ−ジ |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5132264U (enrdf_load_stackoverflow) * | 1974-08-30 | 1976-03-09 | ||
JPS522168A (en) * | 1975-06-24 | 1977-01-08 | Hitachi Ltd | Composite molding machine |
JPS53100875U (enrdf_load_stackoverflow) * | 1977-01-19 | 1978-08-15 |
-
1978
- 1978-08-31 JP JP10704378A patent/JPS5534453A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5534453A (en) | 1980-03-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH05120985A (ja) | ヒユーズ | |
JPS633463B2 (enrdf_load_stackoverflow) | ||
JPS63258050A (ja) | 半導体装置 | |
JPS5895657U (ja) | 集積回路用リ−ドフレ−ム | |
JPS63202948A (ja) | リ−ドフレ−ム | |
JPS638143Y2 (enrdf_load_stackoverflow) | ||
JPH03230556A (ja) | 半導体装置用リードフレーム | |
JPH0228966A (ja) | 半導体装置 | |
JPH02159752A (ja) | リードフレーム | |
JPH0516724Y2 (enrdf_load_stackoverflow) | ||
JPS642440Y2 (enrdf_load_stackoverflow) | ||
JPS60137048A (ja) | 半導体装置用リ−ドフレ−ム | |
JPH0546280Y2 (enrdf_load_stackoverflow) | ||
JPS6138193Y2 (enrdf_load_stackoverflow) | ||
JPS59125646A (ja) | 半導体単相全波整流素子の製造方法 | |
JPS61144048A (ja) | リ−ドフレ−ム | |
JPS5812452Y2 (ja) | 半導体装置 | |
JPS6131625B2 (enrdf_load_stackoverflow) | ||
JPS5947462B2 (ja) | 半導体装置用リ−ド構成 | |
JPH0366150A (ja) | 半導体集積回路装置 | |
JPS6382950U (enrdf_load_stackoverflow) | ||
JPS63102313U (enrdf_load_stackoverflow) | ||
JPH03219663A (ja) | 半導体装置用リードフレーム | |
JPS6145857B2 (enrdf_load_stackoverflow) | ||
JPH0356153U (enrdf_load_stackoverflow) |