JPS6334510B2 - - Google Patents
Info
- Publication number
- JPS6334510B2 JPS6334510B2 JP57102192A JP10219282A JPS6334510B2 JP S6334510 B2 JPS6334510 B2 JP S6334510B2 JP 57102192 A JP57102192 A JP 57102192A JP 10219282 A JP10219282 A JP 10219282A JP S6334510 B2 JPS6334510 B2 JP S6334510B2
- Authority
- JP
- Japan
- Prior art keywords
- chip
- board
- external terminal
- back side
- card
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
- G06K19/07743—External electrical contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Credit Cards Or The Like (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57102192A JPS58221478A (ja) | 1982-06-16 | 1982-06-16 | Icカ−ド |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57102192A JPS58221478A (ja) | 1982-06-16 | 1982-06-16 | Icカ−ド |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58221478A JPS58221478A (ja) | 1983-12-23 |
JPS6334510B2 true JPS6334510B2 (enrdf_load_stackoverflow) | 1988-07-11 |
Family
ID=14320797
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57102192A Granted JPS58221478A (ja) | 1982-06-16 | 1982-06-16 | Icカ−ド |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58221478A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6243749A (ja) * | 1985-08-20 | 1987-02-25 | Nippon Denshi Zairyo Kk | セキユリテイキ− |
JPS62152193A (ja) * | 1985-12-25 | 1987-07-07 | イビデン株式会社 | Icカ−ド用プリント配線板 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5247419Y2 (enrdf_load_stackoverflow) * | 1972-10-09 | 1977-10-27 | ||
US4004133A (en) * | 1974-12-30 | 1977-01-18 | Rca Corporation | Credit card containing electronic circuit |
FR2337381A1 (fr) * | 1975-12-31 | 1977-07-29 | Honeywell Bull Soc Ind | Carte portative pour systeme de traitement de signaux electriques et procede de fabrication de cette carte |
JPS53134112U (enrdf_load_stackoverflow) * | 1977-03-30 | 1978-10-24 | ||
JPS5536639A (en) * | 1978-09-05 | 1980-03-14 | Arai Pump Mfg Co Ltd | Bush or bearing |
JPS6121727Y2 (enrdf_load_stackoverflow) * | 1978-10-02 | 1986-06-28 | ||
FR2439438A1 (fr) * | 1978-10-19 | 1980-05-16 | Cii Honeywell Bull | Ruban porteur de dispositifs de traitement de signaux electriques, son procede de fabrication et application de ce ruban a un element de traitement de signaux |
FR2486685B1 (fr) * | 1980-07-09 | 1985-10-31 | Labo Electronique Physique | Carte de paiement electronique et procede de realisation |
JPS5875285A (ja) * | 1981-10-28 | 1983-05-06 | Tokyo Jiki Insatsu Kk | Ic内蔵磁器カ−ドの製造法 |
JPS5818785U (ja) * | 1982-03-05 | 1983-02-04 | 玉崎 三衛 | シヤ−プペンシル |
-
1982
- 1982-06-16 JP JP57102192A patent/JPS58221478A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58221478A (ja) | 1983-12-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2515086B2 (ja) | 平坦構造様式の電子モジュ―ル | |
JP2849594B2 (ja) | 電子モジュールの封止方法 | |
EP0390996A2 (en) | IC card module | |
JPS59227143A (ja) | 集積回路パツケ−ジ | |
MY109101A (en) | Thin type semiconductor device, module structure using the device and method of mounting the device on board | |
JPS6334510B2 (enrdf_load_stackoverflow) | ||
JPS61139894A (ja) | Idカ−ドおよびその製造方法 | |
KR0148078B1 (ko) | 연장된 리드를 갖는 리드 온 칩용 리드프레임 | |
JPH0228966A (ja) | 半導体装置 | |
JPH0719859B2 (ja) | Icカード用モジュールの製造方法 | |
JP2795069B2 (ja) | 半導体装置 | |
JP3485736B2 (ja) | 半導体装置とその製造方法 | |
JP2536568B2 (ja) | リ―ドフレ―ム | |
KR100537893B1 (ko) | 리드 프레임과 이를 이용한 적층 칩 패키지 | |
KR19980027872A (ko) | 칩 카드 | |
JPS6046038A (ja) | 集積回路装置 | |
JPH11260972A (ja) | 薄型半導体装置 | |
JPH02293197A (ja) | Icモジュール | |
KR100476669B1 (ko) | 칩온보드패키지용인쇄회로기판및그를이용한칩온보드패키지와칩카드 | |
JPH01209194A (ja) | 集積回路装置 | |
JPH05251585A (ja) | Icモジュール | |
JPH01234296A (ja) | Icカード | |
JP3130826B2 (ja) | 半導体装置 | |
KR19990003760U (ko) | 반도체 패키지 및 인쇄회로기판과의 결합구조 | |
JPS63170949A (ja) | 半導体装置 |