JPS63307565A - チャネル処理装置 - Google Patents

チャネル処理装置

Info

Publication number
JPS63307565A
JPS63307565A JP14231187A JP14231187A JPS63307565A JP S63307565 A JPS63307565 A JP S63307565A JP 14231187 A JP14231187 A JP 14231187A JP 14231187 A JP14231187 A JP 14231187A JP S63307565 A JPS63307565 A JP S63307565A
Authority
JP
Japan
Prior art keywords
channel
chp
che
processing
priority
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14231187A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0528859B2 (enExample
Inventor
Masao Koyabu
小薮　正夫
Jitsuo Masuda
増田　実夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP14231187A priority Critical patent/JPS63307565A/ja
Publication of JPS63307565A publication Critical patent/JPS63307565A/ja
Publication of JPH0528859B2 publication Critical patent/JPH0528859B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP14231187A 1987-06-09 1987-06-09 チャネル処理装置 Granted JPS63307565A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14231187A JPS63307565A (ja) 1987-06-09 1987-06-09 チャネル処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14231187A JPS63307565A (ja) 1987-06-09 1987-06-09 チャネル処理装置

Publications (2)

Publication Number Publication Date
JPS63307565A true JPS63307565A (ja) 1988-12-15
JPH0528859B2 JPH0528859B2 (enExample) 1993-04-27

Family

ID=15312407

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14231187A Granted JPS63307565A (ja) 1987-06-09 1987-06-09 チャネル処理装置

Country Status (1)

Country Link
JP (1) JPS63307565A (enExample)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5257743A (en) * 1975-11-07 1977-05-12 Hitachi Ltd Channel equipment
JPS55140923A (en) * 1979-04-18 1980-11-04 Hitachi Ltd Information processing system
JPS5994129A (ja) * 1982-11-19 1984-05-30 Mitsubishi Electric Corp 論理チヤネル番号割当て方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5257743A (en) * 1975-11-07 1977-05-12 Hitachi Ltd Channel equipment
JPS55140923A (en) * 1979-04-18 1980-11-04 Hitachi Ltd Information processing system
JPS5994129A (ja) * 1982-11-19 1984-05-30 Mitsubishi Electric Corp 論理チヤネル番号割当て方法

Also Published As

Publication number Publication date
JPH0528859B2 (enExample) 1993-04-27

Similar Documents

Publication Publication Date Title
JPH08161254A (ja) 情報処理システムおよびそのバス調停方式
JPS63307565A (ja) チャネル処理装置
US5797040A (en) Computer system having system bus which couples adapter and processing units and requires acquisition for data transmission thereover
JP2643931B2 (ja) 情報処理装置
JP2522412B2 (ja) プログラマブルコントロ―ラと入出力装置の間の通信方法
JP2004213666A (ja) Ｄｍａモジュールとその操作方法
JPS615361A (ja) 通信インタフエイス回路
JP3260515B2 (ja) 複数ポート記憶装置のインタフェース回路
JP2803270B2 (ja) Ｓｃｓｉホストアダプタ回路
JPH0439684B2 (enExample)
CN114489716A (zh) 基板管理控制器及其更新方法、连接器
JPS60136853A (ja) デ−タ転送方式
JPH01255932A (ja) 命令処理装置
JPS63304345A (ja) メモリリクエスト制御方式
JP2002259328A (ja) バス調停システム及びこのシステムにおけるバスマスタとなる装置の中断処理方法
JPH03296105A (ja) プログラマブルコントローラの情報転送方法
JPS6146545A (ja) 入出力命令制御方法
JPH01125150A (ja) 回線通信制御方式
JPH01248207A (ja) 数値制御装置
JPH05158859A (ja) 情報処理装置
JPS615332A (ja) 磁気デイスク装置の制御方式
JPH09282242A (ja) 非同期命令終了報告処理システム
JPS62114050A (ja) 通信制御装置
WO2006046272A1 (ja) メモリアクセス装置
JPS6378260A (ja) 入出力装置制御方式