JPS6327740B2 - - Google Patents

Info

Publication number
JPS6327740B2
JPS6327740B2 JP57007547A JP754782A JPS6327740B2 JP S6327740 B2 JPS6327740 B2 JP S6327740B2 JP 57007547 A JP57007547 A JP 57007547A JP 754782 A JP754782 A JP 754782A JP S6327740 B2 JPS6327740 B2 JP S6327740B2
Authority
JP
Japan
Prior art keywords
data
input
output
cpu
central processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57007547A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58125161A (ja
Inventor
Tetsuo Shishido
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Hitachi Information and Control Systems Inc
Original Assignee
Hitachi Ltd
Hitachi Control Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Hitachi Control Systems Inc filed Critical Hitachi Ltd
Priority to JP754782A priority Critical patent/JPS58125161A/ja
Publication of JPS58125161A publication Critical patent/JPS58125161A/ja
Publication of JPS6327740B2 publication Critical patent/JPS6327740B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP754782A 1982-01-22 1982-01-22 マルチ計算機装置 Granted JPS58125161A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP754782A JPS58125161A (ja) 1982-01-22 1982-01-22 マルチ計算機装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP754782A JPS58125161A (ja) 1982-01-22 1982-01-22 マルチ計算機装置

Publications (2)

Publication Number Publication Date
JPS58125161A JPS58125161A (ja) 1983-07-26
JPS6327740B2 true JPS6327740B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-06-06

Family

ID=11668813

Family Applications (1)

Application Number Title Priority Date Filing Date
JP754782A Granted JPS58125161A (ja) 1982-01-22 1982-01-22 マルチ計算機装置

Country Status (1)

Country Link
JP (1) JPS58125161A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4757441A (en) * 1985-02-28 1988-07-12 International Business Machines Corporation Logical arrangement for controlling use of different system displays by main proessor and coprocessor
US4833596A (en) * 1985-02-28 1989-05-23 International Business Machines Corporation Logical arrangement for controlling use of different system displays by main processor and co-processor

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5813935B2 (ja) * 1980-05-13 1983-03-16 オムロン株式会社 複数計算機システムにおける入出力装置の選択方法

Also Published As

Publication number Publication date
JPS58125161A (ja) 1983-07-26

Similar Documents

Publication Publication Date Title
JP2977688B2 (ja) マルチプロセッシング装置、方法、及びこれらに使用するプロセッサ
JPS6218949B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0131214B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US5134711A (en) Computer with intelligent memory system
KR20010070469A (ko) 고속의 낮은 오버헤드 콘텍스트 스위치를 실행하는디바이스 및 방법
JPS6341934A (ja) 情報処理装置
JPH0340868B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US20080098198A1 (en) Information processing device, data transfer method, and information storage medium
JPS6327740B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS59173828A (ja) デ−タ処理システム
JPH02245864A (ja) 多重プロセッサシステム
JPH01291358A (ja) 多重言語処理システム
JPH056333A (ja) マルチプロセサシステム
JPS6037933B2 (ja) 電子計算機のメモリ・アクセス方式
JPS63168762A (ja) マルチプロセツサ起動装置
JPS61292752A (ja) 仮想計算機システム
JP2742245B2 (ja) 並列計算機
JP2624519B2 (ja) 計算機システムにおける入出力装置の起動処理方法
JPH0547856B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS62186328A (ja) ソ−ト処理方式
JPS6074074A (ja) 優先順位制御方式
JPS6073771A (ja) 直接アクセス記憶装置の逐次化方法
JPH01283653A (ja) メモリプール管理方式
JPH04506125A (ja) キャッシュを備えた計算機
JPS62107364A (ja) コンピュータシステムにおけるノード間のアクセス方法