JPS6327733B2 - - Google Patents

Info

Publication number
JPS6327733B2
JPS6327733B2 JP55144283A JP14428380A JPS6327733B2 JP S6327733 B2 JPS6327733 B2 JP S6327733B2 JP 55144283 A JP55144283 A JP 55144283A JP 14428380 A JP14428380 A JP 14428380A JP S6327733 B2 JPS6327733 B2 JP S6327733B2
Authority
JP
Japan
Prior art keywords
program
area
number counter
control number
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55144283A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5769459A (en
Inventor
Toshimitsu Tokumoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP55144283A priority Critical patent/JPS5769459A/ja
Publication of JPS5769459A publication Critical patent/JPS5769459A/ja
Publication of JPS6327733B2 publication Critical patent/JPS6327733B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP55144283A 1980-10-17 1980-10-17 Program update processing system Granted JPS5769459A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55144283A JPS5769459A (en) 1980-10-17 1980-10-17 Program update processing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55144283A JPS5769459A (en) 1980-10-17 1980-10-17 Program update processing system

Publications (2)

Publication Number Publication Date
JPS5769459A JPS5769459A (en) 1982-04-28
JPS6327733B2 true JPS6327733B2 (enExample) 1988-06-06

Family

ID=15358469

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55144283A Granted JPS5769459A (en) 1980-10-17 1980-10-17 Program update processing system

Country Status (1)

Country Link
JP (1) JPS5769459A (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5935237A (ja) * 1982-08-23 1984-02-25 Hitachi Ltd ソフトウエア修正方法
JPS62113238A (ja) * 1985-11-12 1987-05-25 Nec Corp 電子計算機システムにおけるプログラム修正装置
JPH05224894A (ja) * 1991-11-19 1993-09-03 Hitachi Ltd オペレーティングシステムの切替え方式
JP2005182106A (ja) * 2003-12-16 2005-07-07 Yokogawa Electric Corp Ｃｐｕメモリ装置及び配置プログラム配置変更方法
JP7838651B2 (ja) * 2022-07-15 2026-04-01 日産自動車株式会社 電子制御装置及び電子制御方法

Also Published As

Publication number Publication date
JPS5769459A (en) 1982-04-28

Similar Documents

Publication Publication Date Title
US3924245A (en) Stack mechanism for a data processor
EP0464615B1 (en) Microcomputer equipped with DMA controller
US4683533A (en) Storage control system using plural buffer address arrays
JPH04182858A (ja) 共有メモリ管理方式
JPH0810437B2 (ja) 仮想計算機システムのゲスト実行制御方式
WO2019237865A1 (zh) 一种数据保护方法及计算装置
JP2022065218A (ja) 車両制御装置
EP0449660B1 (en) A method and apparatus of generating shadow process
JPH04373026A (ja) プログラム中断方法
WO1988002514A1 (en) Method and device to execute two instruction sequences in an order determined in advance
KR960012354B1 (ko) 마이크로 프로세서
EP0206335B1 (en) Interruption method for a data processing system
EP0445954A2 (en) Synchronising concurrent processes in a computer system
JP2671160B2 (ja) 例外処理方式
JP2718028B2 (ja) プログラム・テスト・フアイルのアクセス方法
JPS6113261B2 (enExample)
JP3517884B2 (ja) データ処理装置
JP3130798B2 (ja) バス転送装置
JPH059815B2 (enExample)
JPH06139206A (ja) マルチプロセッサシステムにおける排他制御方式
JP2576899B2 (ja) 情報処理装置
JPH0262633A (ja) プログラム間通知方式
JPH02304624A (ja) 情報処理装置
JPH0293829A (ja) データ処理装置
JPH11312108A (ja) 副ロードモジュールのトランザクション同期置換方式