JPS6326752A - 共通バスアドレス指定回路 - Google Patents

共通バスアドレス指定回路

Info

Publication number
JPS6326752A
JPS6326752A JP17037586A JP17037586A JPS6326752A JP S6326752 A JPS6326752 A JP S6326752A JP 17037586 A JP17037586 A JP 17037586A JP 17037586 A JP17037586 A JP 17037586A JP S6326752 A JPS6326752 A JP S6326752A
Authority
JP
Japan
Prior art keywords
address
field
common bus
bit
modules
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP17037586A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0578861B2 (enrdf_load_stackoverflow
Inventor
Tetsuo Kudo
工藤　哲郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP17037586A priority Critical patent/JPS6326752A/ja
Publication of JPS6326752A publication Critical patent/JPS6326752A/ja
Publication of JPH0578861B2 publication Critical patent/JPH0578861B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0653—Configuration or reconfiguration with centralised address assignment
    • G06F12/0661—Configuration or reconfiguration with centralised address assignment and decentralised selection

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP17037586A 1986-07-18 1986-07-18 共通バスアドレス指定回路 Granted JPS6326752A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17037586A JPS6326752A (ja) 1986-07-18 1986-07-18 共通バスアドレス指定回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17037586A JPS6326752A (ja) 1986-07-18 1986-07-18 共通バスアドレス指定回路

Publications (2)

Publication Number Publication Date
JPS6326752A true JPS6326752A (ja) 1988-02-04
JPH0578861B2 JPH0578861B2 (enrdf_load_stackoverflow) 1993-10-29

Family

ID=15903771

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17037586A Granted JPS6326752A (ja) 1986-07-18 1986-07-18 共通バスアドレス指定回路

Country Status (1)

Country Link
JP (1) JPS6326752A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000163366A (ja) * 1998-11-30 2000-06-16 Nec Corp バス・スヌープ制御回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000163366A (ja) * 1998-11-30 2000-06-16 Nec Corp バス・スヌープ制御回路

Also Published As

Publication number Publication date
JPH0578861B2 (enrdf_load_stackoverflow) 1993-10-29

Similar Documents

Publication Publication Date Title
JPS5810236A (ja) インタ−フエイス回路
JPH07321841A (ja) 並列ネットワークを介してデータを送受信するための変換アダプタ装置及びコンピュータ・システム
EP0069774A1 (en) Interrupt coupling and monitoring system
IE861600L (en) Telecommunications exchange
JPS6199439A (ja) グル−プアドレス通信方式
US5724343A (en) Device for communications between a plurality of functional modules installed in a local unit and an ARINC 629 type external bus
JPS6326752A (ja) 共通バスアドレス指定回路
JP2000511744A (ja) 画像処理システム及び方法
AU607516B2 (en) Nest level judging hardware device for high speed message handling systems
CN102110074B (zh) 多核处理器及流分类控制装置和方法
JP3179123B2 (ja) デジタルデ−タパケットスイッチングモジュール
US7082493B1 (en) CAM-based search engines and packet coprocessors having results status signaling for completed contexts
CN1125406C (zh) 支持计算机机群并行计算的并行通信处理器
EP0076408B1 (en) Functional addressing method for a multiplexed data bus
JPS5955657A (ja) 回線走査方式
JP3476660B2 (ja) Ａｔｍスイッチ
RU2642383C2 (ru) Способ передачи информации
JPS5897741A (ja) デ−タ変換方式
JPS6320626A (ja) 記号列分類方式
JPS617968A (ja) プログラム可能なステータス・レジスタ装置
JPH02201569A (ja) マイクロプロセッサ間通信方式
JP2834250B2 (ja) 高速伝送バスシステム
JPS62239255A (ja) デ−タ入出力機器選択方式
JPH08153064A (ja) バス幅拡張回路及びデータ転送システム
JPS63217749A (ja) パタ−ン検出回路