JPS6325736B2 - - Google Patents

Info

Publication number
JPS6325736B2
JPS6325736B2 JP57106380A JP10638082A JPS6325736B2 JP S6325736 B2 JPS6325736 B2 JP S6325736B2 JP 57106380 A JP57106380 A JP 57106380A JP 10638082 A JP10638082 A JP 10638082A JP S6325736 B2 JPS6325736 B2 JP S6325736B2
Authority
JP
Japan
Prior art keywords
connection mechanism
line connection
line
communication
traffic regulation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57106380A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58222643A (ja
Inventor
Shigeru Takeuchi
Tooru Yabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57106380A priority Critical patent/JPS58222643A/ja
Publication of JPS58222643A publication Critical patent/JPS58222643A/ja
Publication of JPS6325736B2 publication Critical patent/JPS6325736B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Communication Control (AREA)
JP57106380A 1982-06-21 1982-06-21 通信制御装置 Granted JPS58222643A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57106380A JPS58222643A (ja) 1982-06-21 1982-06-21 通信制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57106380A JPS58222643A (ja) 1982-06-21 1982-06-21 通信制御装置

Publications (2)

Publication Number Publication Date
JPS58222643A JPS58222643A (ja) 1983-12-24
JPS6325736B2 true JPS6325736B2 (US20100223739A1-20100909-C00025.png) 1988-05-26

Family

ID=14432099

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57106380A Granted JPS58222643A (ja) 1982-06-21 1982-06-21 通信制御装置

Country Status (1)

Country Link
JP (1) JPS58222643A (US20100223739A1-20100909-C00025.png)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0395438U (US20100223739A1-20100909-C00025.png) * 1990-01-18 1991-09-30
JPH0395437U (US20100223739A1-20100909-C00025.png) * 1990-01-18 1991-09-30
JPH0540480U (ja) * 1991-10-30 1993-06-01 俊彦 君島 配線用床材パネル
JPH0635487U (ja) * 1991-04-10 1994-05-13 株式会社イノアックコーポレーション 二重床用床材

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0395438U (US20100223739A1-20100909-C00025.png) * 1990-01-18 1991-09-30
JPH0395437U (US20100223739A1-20100909-C00025.png) * 1990-01-18 1991-09-30
JPH0635487U (ja) * 1991-04-10 1994-05-13 株式会社イノアックコーポレーション 二重床用床材
JPH0540480U (ja) * 1991-10-30 1993-06-01 俊彦 君島 配線用床材パネル

Also Published As

Publication number Publication date
JPS58222643A (ja) 1983-12-24

Similar Documents

Publication Publication Date Title
US5317692A (en) Method and apparatus for buffer chaining in a communications controller
JPS62227243A (ja) 伝送制御方式
JPS58502027A (ja) 低デ−タ転送率の直列入出力インタ−フェイスをモニタするようにされた周辺装置
JPS6325736B2 (US20100223739A1-20100909-C00025.png)
JPS634209B2 (US20100223739A1-20100909-C00025.png)
JPS6325735B2 (US20100223739A1-20100909-C00025.png)
JPS5936456A (ja) 通信制御装置
JPH06131134A (ja) プリンタ装置
JP2524601B2 (ja) 通信制御装置
JPS58182737A (ja) 情報処理装置
JPS60183659A (ja) 情報転送制御方式
EP2042998B1 (en) Logic gateway circuit for bus that supports multiple interrupt request signals
JPS62191954A (ja) 通信制御装置
JPH02116240A (ja) パケット通信装置における流量測定装置及び流量制御方式
JP2917369B2 (ja) 回線ネットワークコントローラ
JPS6252656A (ja) デ−タ転送方式
JPH05210613A (ja) 周辺装置接続方式
JPH0344248A (ja) データ転送装置
JPH04178705A (ja) 診断装置
JPS5826056B2 (ja) マルチプロセッサ処理システムの優先決定処理方式
JPH07319789A (ja) 通信制御装置
JPH05151129A (ja) ネツトワーク入/出力装置
JPH04256054A (ja) データ転送システムの優先順位制御装置
JPH0295049A (ja) パケット交換機の過負荷制御方法
JPH04160662A (ja) 回線制御装置