JPS6321221B2 - - Google Patents
Info
- Publication number
- JPS6321221B2 JPS6321221B2 JP54129184A JP12918479A JPS6321221B2 JP S6321221 B2 JPS6321221 B2 JP S6321221B2 JP 54129184 A JP54129184 A JP 54129184A JP 12918479 A JP12918479 A JP 12918479A JP S6321221 B2 JPS6321221 B2 JP S6321221B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- error
- signal
- storage means
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000001514 detection method Methods 0.000 claims description 12
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 8
- 230000003111 delayed effect Effects 0.000 description 5
- 230000001934 delay Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 230000004913 activation Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Debugging And Monitoring (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12918479A JPS5654696A (en) | 1979-10-05 | 1979-10-05 | Memory device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12918479A JPS5654696A (en) | 1979-10-05 | 1979-10-05 | Memory device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5654696A JPS5654696A (en) | 1981-05-14 |
JPS6321221B2 true JPS6321221B2 (enrdf_load_stackoverflow) | 1988-05-06 |
Family
ID=15003210
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12918479A Granted JPS5654696A (en) | 1979-10-05 | 1979-10-05 | Memory device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5654696A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57195400A (en) * | 1981-05-27 | 1982-12-01 | Nec Corp | Storage device |
JPS59117793A (ja) * | 1982-12-24 | 1984-07-07 | Hitachi Micro Comput Eng Ltd | 半導体記憶装置 |
-
1979
- 1979-10-05 JP JP12918479A patent/JPS5654696A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5654696A (en) | 1981-05-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4363125A (en) | Memory readback check method and apparatus | |
WO2002071228A1 (en) | A method for using ram buffers with multiple accesses in flash-based storage systems | |
JPH0347537B2 (enrdf_load_stackoverflow) | ||
JPS6321221B2 (enrdf_load_stackoverflow) | ||
JPH04115340A (ja) | 二重化記憶回路 | |
JPS6349809B2 (enrdf_load_stackoverflow) | ||
JPH0773114A (ja) | 宇宙用デジタル計算機のメモリ制御回路 | |
JPH0143392B2 (enrdf_load_stackoverflow) | ||
JP2586072B2 (ja) | 記憶装置 | |
JP2870101B2 (ja) | データパス診断回路 | |
JPH06149685A (ja) | メモリエラー回復装置 | |
JP2888654B2 (ja) | データ入力制御方式 | |
JPS592296A (ja) | 記憶装置 | |
JPH0533252U (ja) | メモリ制御装置 | |
JPS58117055A (ja) | スキヤン・デ−タ保護方式 | |
JPH0571977B2 (enrdf_load_stackoverflow) | ||
JPS6052451B2 (ja) | マイクロ命令実行制御方式 | |
JPH04182829A (ja) | マイクロプログラム制御装置 | |
JPH0520215A (ja) | 情報処理装置 | |
JPH0561777A (ja) | 記憶制御回路 | |
JPH0855065A (ja) | メモリアクセス制御装置 | |
JPS6127781B2 (enrdf_load_stackoverflow) | ||
JPH0944411A (ja) | パトロール方式を採用した記憶装置 | |
JPS58196694A (ja) | 記憶装置 | |
JPS5851289B2 (ja) | デ−タ転送装置 |