JPS6318855B2 - - Google Patents

Info

Publication number
JPS6318855B2
JPS6318855B2 JP7225180A JP7225180A JPS6318855B2 JP S6318855 B2 JPS6318855 B2 JP S6318855B2 JP 7225180 A JP7225180 A JP 7225180A JP 7225180 A JP7225180 A JP 7225180A JP S6318855 B2 JPS6318855 B2 JP S6318855B2
Authority
JP
Japan
Prior art keywords
wafer
substrate
processing
track
photolithography
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP7225180A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56169343A (en
Inventor
Nobuo Sasaki
Junji Sakurai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP7225180A priority Critical patent/JPS56169343A/ja
Publication of JPS56169343A publication Critical patent/JPS56169343A/ja
Publication of JPS6318855B2 publication Critical patent/JPS6318855B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
JP7225180A 1980-05-30 1980-05-30 Manufacture of semiconductor device Granted JPS56169343A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7225180A JPS56169343A (en) 1980-05-30 1980-05-30 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7225180A JPS56169343A (en) 1980-05-30 1980-05-30 Manufacture of semiconductor device

Publications (2)

Publication Number Publication Date
JPS56169343A JPS56169343A (en) 1981-12-26
JPS6318855B2 true JPS6318855B2 (enExample) 1988-04-20

Family

ID=13483882

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7225180A Granted JPS56169343A (en) 1980-05-30 1980-05-30 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS56169343A (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06105742B2 (ja) * 1983-11-28 1994-12-21 株式会社日立製作所 真空処理方法及び装置
JPS60245236A (ja) * 1984-05-21 1985-12-05 Hitachi Ltd 半導体製造装置
JP2634795B2 (ja) * 1985-05-28 1997-07-30 日本電気株式会社 ウエハ処理装置
JPH01239914A (ja) * 1988-03-22 1989-09-25 Tokyo Electron Ltd 枚葉処理装置
JPH0648846Y2 (ja) * 1988-08-17 1994-12-12 カシオ計算機株式会社 薄膜デバイスの製造設備
JPH07101706B2 (ja) * 1988-09-14 1995-11-01 富士通株式会社 ウェーハの連続処理装置及び連続処理方法
US5536128A (en) * 1988-10-21 1996-07-16 Hitachi, Ltd. Method and apparatus for carrying a variety of products
CN111354663A (zh) * 2019-05-30 2020-06-30 乐清市芮易经济信息咨询有限公司 半导体片清洗设备

Also Published As

Publication number Publication date
JPS56169343A (en) 1981-12-26

Similar Documents

Publication Publication Date Title
US10332747B1 (en) Selective titanium nitride deposition using oxides of lanthanum masks
US4406049A (en) Very high density cells comprising a ROM and method of manufacturing same
JPS6318855B2 (enExample)
KR102822541B1 (ko) 삼중-웰 영역 상의 이퓨즈 내부 및 게이트 구조물
JPH02219253A (ja) 半導体集積回路装置の製造方法
JP2724459B2 (ja) 半導体集積回路装置の製造方法
US5321282A (en) Integrated circuit having a charge coupled device and MOS transistor and method for manufacturing thereof
US4621412A (en) Manufacturing a complementary MOSFET
US20090191723A1 (en) Method of performing lithographic processes
US5866447A (en) Modified zero layer align method of twin well MOS fabrication
US6841475B1 (en) Method for fabricating thin film transistors
JP2000269190A (ja) 半導体装置の製造方法
JPH05102403A (ja) 半導体装置の製造方法
JPS61156858A (ja) 相補型ｍｏｓ電界効果トランジスタの製造方法
US20060148219A1 (en) Method for photomask processing
JPS5817656A (ja) 半導体装置の製造方法
Abbas CMOS Process
JPH01161848A (ja) フィールド酸化膜を有する半導体装置の製造方法
US5747200A (en) Mask structure having offset patterns for alignment
JPS6237546B2 (enExample)
US6777345B2 (en) Patterning methods for fabricating semiconductor devices
JPS6194367A (ja) 半導体装置及び半導体装置の製造方法
JP2511954B2 (ja) モノリシックｉｃの製造方法
CN1181626A (zh) 集成电路的制造方法
JPH0653519A (ja) 半導体不揮発性メモリおよびその製造方法