JPS6318776B2 - - Google Patents
Info
- Publication number
- JPS6318776B2 JPS6318776B2 JP57011631A JP1163182A JPS6318776B2 JP S6318776 B2 JPS6318776 B2 JP S6318776B2 JP 57011631 A JP57011631 A JP 57011631A JP 1163182 A JP1163182 A JP 1163182A JP S6318776 B2 JPS6318776 B2 JP S6318776B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- block
- input
- data transfer
- state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0745—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in an input/output transactions management context
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Bus Control (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57011631A JPS58129648A (ja) | 1982-01-29 | 1982-01-29 | デ−タ・バツフア装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57011631A JPS58129648A (ja) | 1982-01-29 | 1982-01-29 | デ−タ・バツフア装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58129648A JPS58129648A (ja) | 1983-08-02 |
JPS6318776B2 true JPS6318776B2 (enrdf_load_stackoverflow) | 1988-04-20 |
Family
ID=11783282
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57011631A Granted JPS58129648A (ja) | 1982-01-29 | 1982-01-29 | デ−タ・バツフア装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58129648A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0752441B2 (ja) * | 1985-12-12 | 1995-06-05 | 三菱電機株式会社 | ベクトル演算制御装置 |
JPS6461847A (en) * | 1987-09-01 | 1989-03-08 | Nec Corp | Dma control circuit |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS49112543A (enrdf_load_stackoverflow) * | 1973-02-23 | 1974-10-26 | ||
JPS607812B2 (ja) * | 1977-07-11 | 1985-02-27 | 富士電機株式会社 | デ−タバツフアリング装置 |
-
1982
- 1982-01-29 JP JP57011631A patent/JPS58129648A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58129648A (ja) | 1983-08-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4062059A (en) | Information processing system | |
EP0468454B1 (en) | Interrupt controller | |
US4231089A (en) | Data processing system with apparatus for correcting microinstruction errors | |
CA1297198C (en) | Program mode access control system | |
US4498178A (en) | Data error correction circuit | |
US6321361B1 (en) | Process for detecting errors in a serial link of an integrated circuit and device for implementing the process | |
US5561672A (en) | Apparatus for preventing computer data destructively read out from storage unit | |
JPS6318776B2 (enrdf_load_stackoverflow) | ||
US4272809A (en) | Channel device | |
JPH0316655B2 (enrdf_load_stackoverflow) | ||
JPS6236575B2 (enrdf_load_stackoverflow) | ||
JP3887059B2 (ja) | データ書き込み方法、データ読み出し方法、及びメモリ回路 | |
JP2558152B2 (ja) | カウンタの誤り検出装置 | |
JPH0348543B2 (enrdf_load_stackoverflow) | ||
JPS5872233A (ja) | チヤネル装置 | |
JPS63187943A (ja) | 通信制御装置 | |
JPH07210471A (ja) | 情報処理装置 | |
JPH01169654A (ja) | 非同期データ転送制御方式 | |
JPS6144340B2 (enrdf_load_stackoverflow) | ||
JPS6058743A (ja) | シリアルバスインタ−フエ−ス | |
JPS5872263A (ja) | デ−タ訂正装置 | |
JPH0786789B2 (ja) | 実時間タイマレジスタ更新制御方式 | |
JPS58219646A (ja) | パイプライン制御方式 | |
JPS59160898A (ja) | 記憶装置の故障診断装置 | |
JPH029251A (ja) | フレーミングエラー・ステータス回路 |